liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
Protocol processing in network terminals
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology.
2004 (English)Doctoral thesis, monograph (Other academic)
Abstract [en]

The bandwidth and number of users in computer networks are rapidly growing today. The need for added functionality in the network nodes is also increasing. The requirements on the processing devices get harder and harder to meet using traditional hardware architectures. Hence, a lot of effort is currently focused on finding new improved hardware architectures dedicated for processing of packets and network protocols.

In the emerging research area of protocol processing, there exist many hardware platform proposals. Most of them aim for router applications, not so many for terminals. As a starting point for terminal research this thesis explores a number of different router design alternatives and some common computer architecture concepts. These concepts and architectures have been examined and evaluated to see if some ideas apply also to protocol processing in network terminals.

Requirements on protocol processors for terminals can be summarized as:

• Low silicon area

• Low power consumption

• Low processing latency

• High processing throughput

• Flexible implementation

Fulfilling these requirements while supporting offtoading of as much protocol processing as possible to the network interface is the key issue of this thesis. Off-loading means that the protocol processing can be executed in a special unit that does not need to execute the host applications as well. The protocol processor unit basically acts as a smart network interface card.

A novel terminal platform solution is proposed in this thesis. The dual processor platform is accelerated using a programmable protocol processor. The processor uses a number of different dedicated hardware blocks, which operate in parallel, to accelerate the platform in a configurable way. These hardware blocks have been selected and specified to fulfill requirements set by a number of common network protocols. To find these requirements, the protocol processing procedure has been investigated and divided into processing tasks. These different tasks have been explored to see which are suitable for hardware acceleration and which should be processed in the other part of the platform which is a general purpose micro controller.

The dedicated datapath, simplified control, and minimal usage of data buffers make the proposed processor attractive from a power perspective. Further it accelerates the platform so that high speed operation is enabled. Different implementation alternatives are provided in this thesis. Which one to select depends on what kind of terminal the platform is going to be used for. Further this thesis includes a discussion around how the ability to reassembly fragmented packets demands architectural modifications.

Place, publisher, year, edition, pages
Linköping: Linköpings universitet , 2004. , 162 p.
Linköping Studies in Science and Technology. Dissertations, ISSN 0345-7524 ; 865
National Category
Engineering and Technology
URN: urn:nbn:se:liu:diva-24075Local ID: 3636ISBN: 91-7373-914-6OAI: diva2:244391
Public defence
2004-04-23, Sal Visionen, Linköpings Universitet, Linköping, 10:15 (Swedish)
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2013-01-31

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Nordqvist, Ulf
By organisation
Department of Electrical EngineeringThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 186 hits
ReferencesLink to record
Permanent link

Direct link