liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Energy Minimization for Hybrid BIST in a System-on-Chip Test Environment
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Dept. Computer Engineering Tallinn University of Technology.
Dept. Computer Engineering Tallinn University of Technology.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2005 (English)In: 10th IEEE European Test Symposium ETS´05,2005, Tallinn, Estonia: IEEE Computer Society Press , 2005Conference paper, Published paper (Refereed)
Abstract [en]

This paper addresses the energy minimization problem for system-on-chip testing. We assume a hybrid BIST test architecture where a combination of deterministic and pseudorandom test sequences is used. The objective of our proposed technique is to find the best ratio of these sequences so that the total energy is minimized and the memory requirements for the deterministic test set are met without sacrificing test quality. We propose two different heuristic algorithms and a fast estimation method that enables considerable reduction of the computation time. Experimental results have shown the efficiency of the approach for finding reduced energy solutions with low computational overhead.

Place, publisher, year, edition, pages
Tallinn, Estonia: IEEE Computer Society Press , 2005.
Keyword [en]
system-on-chip, testing, hybrid BIST, energy minimization, deterministic test sequence, pseudorandom test sequence
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-24568DOI: 10.1109/ETS.2005.16Local ID: 6737ISBN: 0-7695-2341-2 (print)OAI: oai:DiVA.org:liu-24568DiVA: diva2:244889
Conference
10th IEEE European Test Symposium ETS´05
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2013-08-16

Open Access in DiVA

No full text

Other links

Publisher's full texthttp://www.ida.liu.se/labs/eslab/publications/pap/db/ets05_jervan.pdf

Authority records BETA

Jervan, GertPeng, Zebo

Search in DiVA

By author/editor
Jervan, GertPeng, Zebo
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 85 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf