An Improved Estimation Technique for Hybrid BIST Test Set Generation
2005 (English)In: IEEE Workshop on Design and Diagnostics of Electronic Circuit and Systems DDECS,2005, Sopron, Hungary: IEEE Computer Society Press , 2005, 182- p.Conference paper (Refereed)
This paper presents an improved estimation technique for hybrid BIST test set generation. In a hybrid BIST approach the test set is assembled from pseudorandom and deterministic test patterns. The efficiency of the hybrid BIST approach is determined by the ratio of those test patterns in the final test set. Unfortunately, exact algorithms for finding the optimal test sets are computationally very expensive. And several heuristics have been developed to address this problem based on estimation methods. In this paper we propose an improved estimation technique for fast generation of the hybrid test set. The technique is based on fault simulation results, and experiments have shown that the proposed technique is more accurate than the estimation methods proposed earlier.
Place, publisher, year, edition, pages
Sopron, Hungary: IEEE Computer Society Press , 2005. 182- p.
hybrid BIST, pseudorandom test pattern, deterministic test pattern, estimation technique
IdentifiersURN: urn:nbn:se:liu:diva-24569Local ID: 6738OAI: oai:DiVA.org:liu-24569DiVA: diva2:244890