liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Synchronous Latency-Insensitive Design for Multiple Clock Domain
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
2005 (English)In: Proceedings of the IEEE International System-on-Chip Conference (SoCC), IEEE Explore , 2005, 83-86 p.Conference paper, Published paper (Refereed)
Abstract [en]

Modern system-on-chip designs often require multiple clock frequencies. On the other hand, global interconnects suffer large delays. This paper proposes a method that manages these two problems within the framework of conventional synchronous design flow. The design is partitioned into isochronous blocks already at behavioral level, where each block is synchronous using a local clock. The local clock frequencies are assumed related by rational numbers. Communication between blocks is managed with FIFOs at each receiver, which manage different clock frequencies and hide unknown delays or clock skews. This method guarantees clock true implementation of a clock true behavioral description utilizing a predefined block-to-block latency.

Place, publisher, year, edition, pages
IEEE Explore , 2005. 83-86 p.
Keyword [en]
clocks, integrated circuit design, integrated circuit interconnections, system-on-chip
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-14906DOI: 10.1109/SOCC.2005.1554462OAI: oai:DiVA.org:liu-14906DiVA: diva2:25536
Available from: 2008-09-30 Created: 2008-09-30 Last updated: 2009-02-17Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Edman, AndersSvensson, ChristerMesgarzadeh, Behzad

Search in DiVA

By author/editor
Edman, AndersSvensson, ChristerMesgarzadeh, Behzad
By organisation
Computer EngineeringThe Institute of TechnologyElectronic Devices
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 262 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf