Bit-level pipelinable general and fixed coefficient digit-serial/parallel multipliers based on shift-accumulation
2002 (English)In: International Conference on Electronics, Circuits, and Systems,2002, Piscataway, NJ: IEEE , 2002, 493- p.Conference paper (Refereed)
In this work, we introduce a novel approach to digit-serial/parallel multiplication. This general class of multipliers is based on shift-accumulation which also makes the approach suitable for implementation of shift-accumulators in distributed arithmetic. As a variable in the design process, the maximal number of cascaded full-adders can be selected. Thus, it is possible to, as a special case, obtain a bit-level pipelined multiplier. Both general and fixed coefficient multiplication is considered. The hardware complexity is low compared with other approaches.
Place, publisher, year, edition, pages
Piscataway, NJ: IEEE , 2002. 493- p.
Engineering and Technology
IdentifiersURN: urn:nbn:se:liu:diva-34599DOI: 10.1109/ICECS.2002.1046205Local ID: 22202OAI: oai:DiVA.org:liu-34599DiVA: diva2:255447