liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A 1.6 GHz downconversion sampling mixer in CMOS
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology.
2003 (English)In: Proceedings of the 2003 International Symposium on Circuits and Systems, 2003: ISCAS '03, Piscataway: IEEE , 2003, 725-728 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper describes a downconversion sampling mixer design in CMOS. A MOS switch linearization technique is utilized, which enables high frequency sampling of an RF signal. The measurement results show a 1.6 GHz input signal downconversion with a sampling rate of 1.55 GHz, +22 dBm IIP3, 1.4 ps sampling jitter, 8 dB conversion loss and 25 dB noise figure. The chip is fabricated in a 0.35 μm 3.3 V CMOS process and bonded directly onto a printed circuit board. The downconversion sampling mixer occupies an active area of 0.05 mm2 and consumes 43 mW power.

Place, publisher, year, edition, pages
Piscataway: IEEE , 2003. 725-728 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-34769DOI: 10.1109/ISCAS.2003.1205666Local ID: 23191ISBN: 0-7803-7761-3 (print)OAI: oai:DiVA.org:liu-34769DiVA: diva2:255617
Conference
IEEE International Symposium on Circuits and Systems (ISCAS, Bangkok, Thailand, 25-28 May 2003
Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2013-01-08
In thesis
1. Direct RF sampling receivers for wireless systems in CMOS technology
Open this publication in new window or tab >>Direct RF sampling receivers for wireless systems in CMOS technology
2004 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

The fast development of wireless communication systems asks for more flexible and more cost-effective radio architectures. A long term goal is a software defined radio, where communication standards are chosen by reconfiguration of hardware. Direct analog-to-digital conversion of the radio frequency (RF) signal is considered unrealistic due to too high requirements on the analog-to-digital converter. This motivates a need for a highly flexible analog front-end that can be fully integrated in a low cost complementary metal-oxide-semiconductor (CMOS) technology.

This thesis exploits the possibility to utilize switched-capacitor (SC) technique for front-end sampling, downconversion, filtering, and decimation. As a result, a new integrable radio receiver front-end architecture is proposed, based on an RF sampling downconversion (RFSD) filter as a discrete-time multi-functional block in SC technique. The front-end architecture is intended for wireless local area network (WLAN) applications in the 2.4 GHz frequency band. A test chip of the RFSD filter has been fabricated in a 0.18-μm CMOS technology and the measurement results show a successful realization of RF sampling, quadrature downconversion, tunable bandpass filtering, downconversion to baseband, and decimation of the sampling rate. The RFSD filter full functionality has been achieved for input sampling rates up to 1 072 MS/s. By changing the input sampling rate, the RFSD filter can be tuned to different RF channels and possibly different bands.

A MOS switch linearization method for a track-and-hold (T/H) circuit is also described in the thesis. This method has been verified with a test chip in a 0.35-μm CMOS technology. The test chip measurement results demonstrate about 5 dB lower harmonic distortion in comparison to an ordinary T/H circuit. Based on the proposed linearization method, a down-conversion sampling mixer has been designed in a 0.35-μm CMOS process. lt has an input-referred third-order intercept point of +22 dBm for a 1.6 GHz input signal, measured at a sampling rate of 1.55 GS/s. The downconversion sampling mixer noise properties are investigated by a noise analysis. The noise analysis is validated by measurement results, which show that the jitter-induced noise is critical for low sampling rates. The downconversion sampling mixer is also proved to be applicable for WCDMA and DECT wireless communication standards in a wideband low intermediate frequency receiver architecture.

To sum up, the presented CMOS sampling receiver front-end is suitable to realize a flexible and highly integrable low cost radio architecture.

Place, publisher, year, edition, pages
Linköping: Linköpings universitet, 2004. 62 p.
Series
Linköping Studies in Science and Technology. Dissertations, ISSN 0345-7524 ; 881
National Category
Engineering and Technology
Identifiers
urn:nbn:se:liu:diva-22634 (URN)1917 (Local ID)9173739650 (ISBN)1917 (Archive number)1917 (OAI)
Public defence
2004-07-01, Sal Visionen, Linköping Universitet, Linköping, 13:15 (Swedish)
Available from: 2009-10-07 Created: 2009-10-07 Last updated: 2017-12-15

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Jakonis, DariusSvensson, Christer

Search in DiVA

By author/editor
Jakonis, DariusSvensson, Christer
By organisation
Department of Electrical EngineeringThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 118 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf