liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
ADC modeling for system simulation
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology.
2003 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

Modem system design methods are based on early system simulation using behavioral models. Since the ADC often is the critical component it is especially important that it is mode led correctly. Most current design environments use very simple ADC models such as ideal sampling and quantization to give a certain effective number of bits (ENOB). The ENOB is typically found by a single-tone test where the input is an amplitude-limited sine wave. Real applications may have inputs very different from this simple test signal and the ADC can then have a completely different performance. Detailed knowledge of the behavior in a system allows the ADC design margin to be minimized thus saving cost and power consumption.

ln the work included in this thesis an accurate model of a successive-approximation ADC is developed. It is aimed for integration into existing system simulators and can thus not be too complex or the simulation time will be unreasonably long. Measurements are performed to validate the model andcomparisons between simulated and measured data are done in both time and frequency domains. This is used to test some error hypotheses in order to find the performance limiting errors of the successive-approximation architecture.

Further, the need for accurate ADC models in system simulation is investigated. A complex model is of no use if the same information can be obtained with a simple one. To do this, the ADC model is integrated in two different systems: an ADSL modem and a radar receiver. System simulations are performed and the results are compared to the case when a simple ADC model is used. In both cases the accurate ADC model showed to be useful. System performance varied quite much for ADCs with the same specified performance in terms of ENOB depending on which error mechanism was active.

Place, publisher, year, edition, pages
Linköping: Linköping studies in science and technology , 2003. , 42 p.
Series
Linköping Studies in Science and Technology. Thesis, ISSN 0280-7971 ; 1027
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-34806Local ID: 23304ISBN: 91-7373-689-9 (print)OAI: oai:DiVA.org:liu-34806DiVA: diva2:255654
Presentation
2003-06-19, Sal Glashuset, Linköpings universitet, Linköping, 10:15 (Swedish)
Opponent
Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2013-12-19
List of papers
1. A MATLAB-Based ADC Model for RF System Simulation
Open this publication in new window or tab >>A MATLAB-Based ADC Model for RF System Simulation
2000 (English)In: Proceedings of the Swedish National Symposium on GigaHerz Electronics, 2000, 273-276 p.Conference paper, Published paper (Other academic)
Abstract [en]

Analog-to-digital converters (ADCs) are often the limiting components in signal processing systems. When a system is designed, the demands on the ADC are often set unnecessary high to ensure that the system will work. To find reasonable demands on the ADC, an accurate model for system simulations would be useful. Such a model would also make it possible to find out which ADC errors limit the performance in a certain application and to do design trade-offs for various systems. A MATLAB-based time-domain ADC model aimed to work together with frequency domain RF simulators is presented.

National Category
Engineering and Technology
Identifiers
urn:nbn:se:liu:diva-102702 (URN)
Conference
Swedish National Symp. on GigaHertz Electronics, Göteborg, Sweden. March 13-14 2000.
Available from: 2013-12-19 Created: 2013-12-19 Last updated: 2013-12-19
2. Modeling of dynamic errors in algorithmic A/D converters
Open this publication in new window or tab >>Modeling of dynamic errors in algorithmic A/D converters
2001 (English)In: The 2001 IEEE International Symposium on Circuits and Systems, 2001. ISCAS 2001., Piscataway: IEEE , 2001, 455-458 p.Conference paper, Published paper (Refereed)
Abstract [en]

In communication applications, the requirements on A/D converters are high and increasing. To be able to design high-perfomance converters, it is important to understand the speed limitations. In this work, performance decrease caused by dynamic errors related to settling time of the switched circuits at high sampling frequencies is investigated

Place, publisher, year, edition, pages
Piscataway: IEEE, 2001
National Category
Engineering and Technology
Identifiers
urn:nbn:se:liu:diva-34965 (URN)10.1109/ISCAS.2001.922083 (DOI)24312 (Local ID)0-7803-6685-9 (ISBN)24312 (Archive number)24312 (OAI)
Conference
The 2001 IEEE International Symposium on Circuits and Systems, 2001. ISCAS 2001. Sydney, Australia. 6-9 May 2001.
Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2013-12-19
3. Measurement verification of estimation method for time errors in a time-interleaved A/D converter system
Open this publication in new window or tab >>Measurement verification of estimation method for time errors in a time-interleaved A/D converter system
2002 (English)In: Proceedings of the 2002 IEEE International Symposium on Circuits and Systems, 2002, Vol. 3, 129-132 vol.3 p.Conference paper, Published paper (Refereed)
Abstract [en]

A previously presented method for estimation of time errors in time-interleaved A/D converter systems is here verified on measurements from a dual A/D converter system. The advantage of this estimation method, compared to other methods, is that it does not require any knowledge about the input signal. The estimation is most accurate for slowly varying input signals but the signal quality is improved even when the estimation is done for a sinusoidal signal close to the Nyquist frequency.

Keyword
Sampling, A/D conversion, Estimation, Measurement
National Category
Control Engineering
Identifiers
urn:nbn:se:liu:diva-90258 (URN)10.1109/ISCAS.2002.1010177 (DOI)0-7803-7448-7 (ISBN)
Conference
2002 IEEE International Symposium on Circuits and Systems, Scottsdale, AZ, USA, May, 2002
Available from: 2013-04-07 Created: 2013-03-24 Last updated: 2013-12-19
4. Relevance of using single-tone tests to characterize ADCs for ADSL modems
Open this publication in new window or tab >>Relevance of using single-tone tests to characterize ADCs for ADSL modems
2002 (English)In: Proceedings of the 20th Norchip Conference, 2002, Copenhagen: TechnoData A/S , 2002, 214-219 p.Conference paper, Published paper (Refereed)
Abstract [en]

The ADC in ADSL modems is chosen to meet a requirement of an effective number of bits. To find the effective number of bits of an ADC, a single-tone test is used. Since an ADSL application is very different from the single-tone, it is not certain that this is suitable method. A detailed ADC model has been included in a MATLAB model of an ADSL link and simulations have been made to investigate the relevance of single-tone characterization of ADCs for ADSL applications.

Place, publisher, year, edition, pages
Copenhagen: TechnoData A/S, 2002
National Category
Engineering and Technology
Identifiers
urn:nbn:se:liu:diva-34848 (URN)23652 (Local ID)23652 (Archive number)23652 (OAI)
Conference
20th IEEE NORCHIP Conference, Copenhagen, Denmark, November 11-12, 2002
Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2013-12-19
5. An Accurate ADC Model in Radar System Simulation
Open this publication in new window or tab >>An Accurate ADC Model in Radar System Simulation
(English)Manuscript (preprint) (Other academic)
Abstract [en]

To show the usefulness of performing system simulations with an accurate ADC model, some simulations of a radar receiver are presented. The accurate model gives very different results than simple characterization with SNR and SFDR. System performance varies quite much for ADCs with the same specified performance in terms of SNR or SFDR depending on which error mechanism is active in the ADC. With this detailed knowledge of how the ADC affects system performance, the ADC requirement margin can be reduced thus saving cost and power consumption.

National Category
Engineering and Technology
Identifiers
urn:nbn:se:liu:diva-102704 (URN)
Available from: 2013-12-19 Created: 2013-12-19 Last updated: 2013-12-19

Open Access in DiVA

No full text

Other links

http://cc.ee.nchu.edu.tw/~aiclab/public_htm/ADC/Theses/2003Folkesson.pdf

Authority records BETA

Folkesson, Kalle

Search in DiVA

By author/editor
Folkesson, Kalle
By organisation
Department of Electrical EngineeringThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 237 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf