liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
System-on-Chip test scheduling with defect-probability and temperature considerations
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2007 (English)Licentiate thesis, monograph (Other academic)
Abstract [en]

Electronic systems have become highly complex, which results in a dramatic increase of both design and production cost. Recently a core-based system-on-chip (SoC) design methodology has been employed in order to reduce these costs. However, testing of SoCs has been facing challenges such as long test application time and high temperature during test. In this thesis, we address the problem of minimizing test application time for SoCs and propose three techniques to generate efficient test schedules.

First, a defect-probability driven test scheduling technique is presented for production test, in which an abort-on-first-fail (AOFF) test approach is employed and a hybrid built-in self-test architecture is assumed. Using an AOFF test approach, the test process can be aborted as soon as the first fault is detected. Given the defect probabilities of individual cores, a method is proposed to calculate the expected test application time (ETAT). A heuristic is then proposed to generate test schedules with minimized ETATs.

Second, a power-constrained test scheduling approach using test set partitioning is proposed. It assumes that, during the test, the total amount of power consumed by the cores being tested in parallel has to be lower than a given limit. A heuristic is proposed to minimize the test application time, in which a test set partitioning technique is employed to generate more efficient test schedules.

Third, a thermal-aware test scheduling approach is presented, in which test set partitioning and interleaving are employed. A constraint logic programming (CLP) approach is deployed to find the optimal solution. Moreover, a heuristic is also developed to generate near-optimal test schedules especially for large designs to which the CLP-based algorithm is inapplicable.

Experiments based on benchmark designs have been carried out to demonstrate the applicability and efficiency of the proposed techniques.

Place, publisher, year, edition, pages
Linköping: Linköpings universitet , 2007. , 111 p.
Series
Linköping Studies in Information Science. Dissertation, ISSN 1403-6231 ; 1313
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-38257Local ID: LiU-Tek-Lic-2007:22ISBN: 978-91-85831-81-4 (print)OAI: oai:DiVA.org:liu-38257DiVA: diva2:259106
Presentation
2007-06-15, Alan Turing, hus E, Campus Valla, Linköpings universitet, Linköping, 13:15 (English)
Supervisors
Note
2007Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2010-01-26Bibliographically approved

Open Access in DiVA

System-on-Chip Test Scheduling with Defect-Probability and Temperature Considerations(1123 kB)283 downloads
File information
File name FULLTEXT01.pdfFile size 1123 kBChecksum SHA-512
6d3d6763059960720977460e58cf28418aa98928bcba1dbc1676594148801295ad3495340b7e227bd1d417e01d7ce846be475b28990de6bb415e5a82be31eb46
Type fulltextMimetype application/pdf
Cover(471 kB)58 downloads
File information
File name COVER01.pdfFile size 471 kBChecksum SHA-512
bc46cf19e3f0364e8b70e5bb305b024b76122e695caf548dab57fae5f6c9d5974f76d672a1403d01809c2e60b0e63b9aeddaec1f95a63f75efd0be01b5c0fa06
Type coverMimetype application/pdf

Authority records BETA

He, Zhiyuan

Search in DiVA

By author/editor
He, Zhiyuan
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 283 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 206 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf