liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Synthesis of Fault-Tolerant Embedded Systems
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Dept. Informatics and Mathematical Modelling Technical University of Denmark.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2008 (English)In: Design, Automation and Test in Europe, 2008., Munich, Germany: IEEE , 2008, 960-965 p.Conference paper, Published paper (Refereed)
Abstract [en]

This work addresses the issue of design optimization for fault-tolerant hard real-time systems. In particular, our focus is on the handling of transient faults using both checkpointing with rollback recovery and active replication. Fault tolerant schedules are generated based on a conditional process graph representation. The formulated system synthesis approaches decide the assignment of fault-tolerance policies to processes, the optimal placement of checkpoints and the mapping of processes to processors, such that multiple transient faults are tolerated, transparency requirements are considered, and the timing constraints of the application are satisfied.

Place, publisher, year, edition, pages
Munich, Germany: IEEE , 2008. 960-965 p.
Series
Design, Automation, and Test in Europe Conference and Exhibition. Proceedings, ISSN 1530-1591
Keyword [en]
embedded systems, fault tolerance, scheduling, mapping, policy assignment, transient faults
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-42253DOI: 10.1109/DATE.2008.4484825ISI: 000257940700165Local ID: 62056ISBN: 978-3-9810801-3-1 (print)ISBN: e-978-3-9810801-4-8 OAI: oai:DiVA.org:liu-42253DiVA: diva2:263109
Conference
Design, Automation and Test in Europe Conference and Exhibition (DATE 2008), 10-14 Mars 2008, Munich, Germany
Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2012-11-16

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Eles, Petru IonIzosimov, ViacheslavPeng, Zebo

Search in DiVA

By author/editor
Eles, Petru IonIzosimov, ViacheslavPeng, Zebo
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 143 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf