liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Transactor-based Formal Verification of Real-time Embedded Systems
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2008 (English)In: Embedded Systems Specification and Design Languages / [ed] D. Karlsson,Z. Peng ,P. Eles, Dordrecht, Netherlands: Springer , 2008, 1, 255-270 p.Chapter in book (Other academic)
Abstract [en]

  With the increasing complexity of today-s embedded systems, there is a need to formally verify such designs at mixed abstraction levels. This is needed if some components are described at high levels of abstraction, whereas others are described at low levels. Components in single abstraction level designs communicate through channels, which capture essential features of the communication. If the connected components communicate at different abstraction levels, then these channels are replaced with transactors that translate requests back and forth between the abstraction levels. It is important that the transactor still preserves the external characteristics, e.g. timing, of the original channel. This chapter proposes a technique to generate such transactors. According to this technique, transactors are specified in a single formal language, which is capable of capturing timing aspects. The approach is especially targeted to formal verification.

Place, publisher, year, edition, pages
Dordrecht, Netherlands: Springer , 2008, 1. 255-270 p.
Series
Lecture Notes in Electrical Engineering, 10
Keyword [en]
embedded systems, formal verification, component communication, abstraction levels, transactor, single formal language
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-43978DOI: 10.1007/978-1-4020-8297-9_18Local ID: 75285ISBN: 978-1-4020-8296-2 (print)ISBN: 978-1-4020-8297-9 (print)OAI: oai:DiVA.org:liu-43978DiVA: diva2:264839
Available from: 2009-10-10 Created: 2009-10-10 Last updated: 2013-06-12Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textlinkfind book at a swedish library/hitta boken i ett svenskt bibliotek

Authority records BETA

Karlsson, DanielEles, Petru IonPeng, Zebo

Search in DiVA

By author/editor
Karlsson, DanielEles, Petru IonPeng, Zebo
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 141 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf