A 2.4-GHz RF sampling receiver front-end in 0.18-μm CMOS
2005 (English)In: IEEE Journal of Solid-State Circuits, ISSN 0018-9200, Vol. 40, no 6, 1265-1277 p.Article in journal (Refereed) Published
This paper presents an integrable RF sampling receiver front-end architecture, based on a switched-capacitor (SC) RF sampling downconversion (RFSD) filter, for WLAN applications in a 2.4-GHz band. The RFSD filter test chip is fabricated in a 0.18-μm CMOS technology and the measurement results show a successful realization of RF sampling, quadrature downconversion, tunable anti-alias filtering, downconversion to baseband, and decimation of the sampling rate. By changing the input sampling rate, the RFSD filter can be tuned to different RF channels. A maximum input sampling rate of 1072 MS/s has been achieved. A single-phase clock is used for the quadrature downconversion and the bandpass operation is realized by a 23-tap FIR filter. The RFSD filter has an IIP3 of +5.5 dBm, a gain of -1 dB, and more than 17 dB rejection of alias bands. The measured image rejection is 59 dB and the sampling clock jitter is 0.64 ps. The test chip consumes 47 mW in the analog part and 40 mW in the digital part. It occupies an area of 1 mm2.
Place, publisher, year, edition, pages
2005. Vol. 40, no 6, 1265-1277 p.
Bandpass filters, CMOS analog integrated circuits, Mixers, Radio receivers, Sample and hold circuits, Switched-capacitor filters
Engineering and Technology
IdentifiersURN: urn:nbn:se:liu:diva-45438DOI: 10.1109/JSSC.2005.848027OAI: oai:DiVA.org:liu-45438DiVA: diva2:266334