liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
System-on-chip test scheduling with reconfigurable core wrappers
Linköping University, The Institute of Technology. Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2006 (English)In: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, Vol. 14, no 3, 305-309 p.Article in journal (Refereed) Published
Abstract [en]

The problem with increasing test application time for testing core-based system-on-chip (SOC) designs is addressed with test architecture design and test scheduling. The scan-chains at each core are configured into a set of wrapper-chains, which by a core wrapper are connected to the test access mechanism (TAM), and the tests are scheduled in such a way that the test time is minimized. In this paper, we make use of reconfigurable core wrappers that, in contrast to standard wrappers, can dynamically change (reconfigure) the number of wrapper-chains during test application. We show that by using reconfigurable wrappers the test scheduling problem is equivalent to independent job scheduling on identical machines, and we make use of an existing preemptive scheduling algorithm that produces an optimal solution in linear time (O(n), n is the number of tests). We also show that the problem can be solved without preemption, and we extend the algorithm to handle: 1) test conflicts due to interconnection testsre and 2) cases when the test time of a core limits an optimal usage of the TAM. The overhead in logic is given by the number of configurations, and we show that the upper-bound is three configurations per core. We compare the proposed approach with the existing technique and show, in comparison, that our technique is 2% less from lower bound.

Place, publisher, year, edition, pages
2006. Vol. 14, no 3, 305-309 p.
Keyword [en]
preemptive scheduling, reconfigurable core wrapper, system-on-chip (SOC), test access mechanism (TAM) design, test scheduling, test time minimization
National Category
Engineering and Technology
URN: urn:nbn:se:liu:diva-46034DOI: 10.1109/TVLSI.2006.871757OAI: diva2:266930
Available from: 2009-10-11 Created: 2009-10-11 Last updated: 2011-01-11

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Larsson, Erik
By organisation
The Institute of TechnologyESLAB - Embedded Systems Laboratory
In the same journal
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 10 hits
ReferencesLink to record
Permanent link

Direct link