liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Globally updated mesochronous design style
Linköping University, The Institute of Technology. Linköping University, Department of Electrical Engineering, Electronic Devices.
2003 (English)In: IEEE Journal of Solid-State Circuits, ISSN 0018-9200, E-ISSN 1558-173X, Vol. 38, no 7, p. 1242-1249Article in journal (Refereed) Published
Abstract [en]

In large-scale and high-speed digital systems, global synchronization has frequently been used to protect clocked I/O from data failure due to metastability. Synchronous design styles are widely used, easy to grasp and to implement, and also well supported by logic synthesis tools. There are many drawbacks with global synchronization. Most Important is the relationship between physical size and maximum, clock frequency, which will approach its limit as clock frequency and system size increase simultaneously. The purpose of this proposed Globally Updated Mesochronous (GUM) design style is to overcome those drawbacks by identifying all global signal links in the system and adding synchronization circuits to these. System level simplicity, inherited from synchronous design and its tool support, is retained. In this paper, the GUM design style is described, analyzed, and demonstrated. Experimental results from a large-scale high-speed system using three 0.8-µm BiCMOS chips are given. The GUM design style is scaleable and suitable for future system-on-chip applications both on and among chips.

Place, publisher, year, edition, pages
2003. Vol. 38, no 7, p. 1242-1249
Keywords [en]
Design methodology, Integrated circuits, Mesochronous, Metastability, Synchronization, System-on-chip (SoC), Timing
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-46584DOI: 10.1109/JSSC.2003.813251OAI: oai:DiVA.org:liu-46584DiVA, id: diva2:267480
Available from: 2009-10-11 Created: 2009-10-11 Last updated: 2017-12-13

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full text

Authority records

Söderquist, Ingemar

Search in DiVA

By author/editor
Söderquist, Ingemar
By organisation
The Institute of TechnologyElectronic Devices
In the same journal
IEEE Journal of Solid-State Circuits
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 142 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf