Low Complexity Multi Mode Interleaver Core for WiMax with Support for Convolutional Interleaving
2009 (English)In: International Journal of Electronics, Communications and Computer Engineering, Vol. 1, no 1, 20-29 p.Article in journal (Refereed) Published
A hardware efficient, multi mode, re-configurable architecture of interleaver/de-interleaver for multiple standards, like DVB, WiMAX and WLAN is presented. The interleavers consume a large part of silicon area when implemented by using conventional methods as they use memories to store permutation patterns. In addition, different types of interleavers in different standards cannot share the hardware due to different construction methodologies. The novelty of the work presented in this paper is threefold: 1) Mapping of vital types of interleavers including convolutional interleaver onto a single architecture with flexibility to change interleaver size; 2) Hardware complexity for channel interleaving in WiMAX is reduced by using 2-D realization of the interleaver functions; and 3) Silicon cost overheads reduced by avoiding the use of small memories. The proposed architecture consumes 0.18mm2 silicon area for 0.12μm process and can operate at a frequency of 140 MHz. The reduced complexity helps in minimizing the memory utilization, and at the same time provides strong support to on-the-fly computation of permutation patterns.
Place, publisher, year, edition, pages
2009. Vol. 1, no 1, 20-29 p.
Hardware interleaver implementation, WiMAX, DVB, block interleaver, convolutional interleaver, hardware multiplexing
Engineering and Technology
IdentifiersURN: urn:nbn:se:liu:diva-50676OAI: oai:DiVA.org:liu-50676DiVA: diva2:271892