liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
2009 (English)In: ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, Springer Berlin/Heidelberg, 2009, 408-419 p.Conference paper, Published paper (Refereed)
Abstract [en]

This paper introduces a novel master-multi-SIMD on-chip multi-core architecture for embedded signal processing. The parallel architecture and its memory subsystem are described in this paper. We evaluate the large size matrix multiplication performance on this parallel architecture and compare it with a SIMD-extended data parallel architecture. We also examine how well the new architecture scales for different numbers of SIMD co-processors. The experimental results show that the ePUMA architecture's memory subsystem can effectively hide the data access overhead. With its 8-way SIMD data path and multi-SIMD parallel execution, the ePUMA architecture improves the performance of matrix multiplication with a speedup of 45x from the conventional SIMD extension.

Place, publisher, year, edition, pages
Springer Berlin/Heidelberg, 2009. 408-419 p.
Series
Lecture Notes in Computer Science, ISSN 0302-9743
Keyword [en]
ePUMA, matrix multiplication, parallel DSP, SIMD, vector memory, permutation
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-50678DOI: 10.1007/978-3-642-03644-6_32ISBN: 978-3-642-03643-9 (print)ISBN: 978-3-642-03644-6 (print)OAI: oai:DiVA.org:liu-50678DiVA: diva2:271901
Conference
8th International Symposium on Advanced Parallel Processing Technologies
Available from: 2009-10-13 Created: 2009-10-13 Last updated: 2014-09-05

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Sohl, JoarWang, JianLiu, Dake

Search in DiVA

By author/editor
Sohl, JoarWang, JianLiu, Dake
By organisation
Computer EngineeringThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 317 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf