liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design and implementation of a complex multiplier using distributed arithmetic
n/a.
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
1997 (English)In: Proc. IEEE Workshop on Signal Processing Systems, SIPS'97, 1997, 222-231 p.Conference paper, Published paper (Refereed)
Abstract [en]

We propose an efficient scheme for implementing a complex multiplier based on distributed arithmetic. A modified bit-serial shift-accumulator for distributed arithmetic is also proposed for computing a*b+c, where a, b and c are complex numbers. The shift-accumulator is highly regular and modular and consists of only three types of bit-slices, each of which consists of only three types of blocks, multiplexers, exclusive OR gates, and latches. The implementation is done using a robust differential single-phase clocked logic style suitable for high-speed and low power operation. The resulting implementation of the complex multiplier has a maximum clock frequency of 250 MHz, consumes 70 mW, and occupies a chip area of 0.5 mm2 in a double-metal 0.8 μm process. The coefficient word length and the data word length are 12 bits and 16 bits, respectively

Place, publisher, year, edition, pages
1997. 222-231 p.
Keyword [en]
digital arithmetic, flip-flops, logic design, logic gates, multiplying circuits
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-50899DOI: 10.1109/SIPS.1997.626125ISBN: 0-7803-3806-5 (print)OAI: oai:DiVA.org:liu-50899DiVA: diva2:272308
Available from: 2009-10-15 Created: 2009-10-15 Last updated: 2009-10-17

Open Access in DiVA

No full text

Other links

Publisher's full textIEEE Xplore

Authority records BETA

Vesterbacka, MarkWanhammar, Lars

Search in DiVA

By author/editor
Vesterbacka, MarkWanhammar, Lars
By organisation
Electronics SystemThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 118 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf