liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Optimized On-Chip Pipelining of Memory-Intensive Computations on the Cell BE
Linköping University, Department of Computer and Information Science, PELAB - Programming Environment Laboratory. Linköping University, The Institute of Technology.ORCID iD: 0000-0001-5241-0026
FernUniversität in Hagen, Germany.
2008 (English)In: ACM SIGARCH Computer Architecture News, ISSN 0163-5964, Vol. 36, no 5, 36-45 p.Article in journal (Refereed) Published
Abstract [en]

Multiprocessors-on-chip, such as the Cell BE processor, regularly suffer from restricted bandwidth to off-chip main memory. We propose to reduce memory bandwidth requirements, and thus increase performance, by expressing our application as a task graph, by running dependent tasks concurrently and by pipelining results directly from task to task where possible, instead of buffering in off-chip memory. To maximize bandwidth savings and balance load simultaneously, we solve a mapping problem of tasks to SPEs on the Cell BE. We present three approaches: an integer linear programming formulation that allows to compute Paretooptimal mappings for smaller task graphs, general heuristics, and a problem speci c approximation algorithm. We validate the mappings for dataparallel computations and sorting.

Place, publisher, year, edition, pages
ACM , 2008. Vol. 36, no 5, 36-45 p.
Keyword [en]
Heterogeneous multicore processor, Cell Broadband Engine, Pipelining, Parallel computing, Stream computing, Mapping, Integer Linear Programming, Program optimization
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-52029DOI: 10.1145/1556444.1556450OAI: oai:DiVA.org:liu-52029DiVA: diva2:278928
Projects
VR Integrated Software PipeliningSSF DSP Platform for Emerging Applications in Telecommunication and Multimedia
Note
Journal version of our MCC-2008 workshop paper with the same title.Available from: 2009-11-30 Created: 2009-11-30 Last updated: 2014-10-08

Open Access in DiVA

No full text

Other links

Publisher's full textLink to Article

Authority records BETA

Kessler, Christoph

Search in DiVA

By author/editor
Kessler, Christoph
By organisation
PELAB - Programming Environment LaboratoryThe Institute of Technology
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 43 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf