liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips
Linköping University, Department of Computer and Information Science. Linköping University, The Institute of Technology.
Supercomputer Education and Research Centre, Indian Institute of Science, India.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2009 (English)In: Proceedings -Design, Automation and Test in Europe, DATE, 2009, 484-489 p.Conference paper, Published paper (Refereed)
Abstract [en]

Fault-tolerance is due to the semiconductor technology development important, not only for safety-critical systems but also for general-purpose (non-safety critical) systems. However, instead of guaranteeing that deadlines always are met, it is for general-purpose systems important to minimize the average execution time (AET) while ensuring fault-tolerance. For a given job and a soft (transient) error probability, we define mathematical formulas for AET that includes bus communication overhead for both voting (active replication) and rollback-recovery with checkpointing (RRC). And, for a given multi-processor system-on-chip (MPSoC), we define integer linear programming (ILP) models that minimize AET including bus communication overhead when: (1) selecting the number of checkpoints when using RRC, (2) finding the number of processors and job-to-processor assignment when using voting, and (3) defining fault-tolerance scheme (voting or RRC) per job and defining its usage for each job. Experiments demonstrate significant savings in AET.

Place, publisher, year, edition, pages
2009. 484-489 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-52992DOI: 10.1109/DATE.2009.5090713ISI: 000273246700086ISBN: 978-1-4244-3781-8 (print)OAI: oai:DiVA.org:liu-52992DiVA: diva2:286358
Conference
2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09; Nice; France
Available from: 2010-01-14 Created: 2010-01-14 Last updated: 2014-09-08

Open Access in DiVA

fulltext(167 kB)135 downloads
File information
File name FULLTEXT01.pdfFile size 167 kBChecksum SHA-512
d7fcd8a1e6fe0ab8ee3250e7e6b2291b508fe699df9e066cc317bb6a05903ea08e2b5798bffe7ddf2d21a872290b5bf3b8a915784721e33becb54a978874323c
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

Larsson, Erik

Search in DiVA

By author/editor
Larsson, Erik
By organisation
Department of Computer and Information ScienceThe Institute of TechnologyESLAB - Embedded Systems Laboratory
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 135 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 62 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf