liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Analysis and optimization of fault-tolerant embedded systems with hardened processors
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Institute for Computer Science, Albert-Ludwigs-University of Freiburg, D-79110 Freiburg im Breisgau, Germany.
Dept. of Informatics and Math. Modelling, Technical University of Denmark, DK-2800 Kongens Lyngby, Denmark.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Show others and affiliations
2009 (English)In: Proceedings -Design, Automation and Test in Europe, DATE, 2009, 682-687 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper we propose an approach to the design optimization of fault-tolerant hard real-time embedded systems, which combines hardware and software fault tolerance techniques. We trade-off between selective hardening in hardware and process re-execution in software to provide the required levels of fault tolerance against transient faults with the lowest-possible system costs. We propose a system failure probability (SFP) analysis that connects the hardening level with the maximum number of re-executions in software. We present design optimization heuristics, to select the fault-tolerant architecture and decide process mapping such that the system cost is minimized, deadlines are satisfied, and the reliability requirements are fulfilled.

Place, publisher, year, edition, pages
2009. 682-687 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-52965DOI: 10.1109/DATE.2009.5090752ISI: 000273246700123ISBN: 978-1-4244-3781-8 (print)OAI: oai:DiVA.org:liu-52965DiVA: diva2:286415
Conference
2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09; Nice; France
Available from: 2010-01-14 Created: 2010-01-14 Last updated: 2014-09-04

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Izosimov, ViacheslavIon Eles, PetruPeng, Zebo

Search in DiVA

By author/editor
Izosimov, ViacheslavIon Eles, PetruPeng, Zebo
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 149 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf