liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
H.264 Baseline Real-time High Definition Encoder on CELL
Linköping University, Department of Electrical Engineering, Computer Engineering.
2010 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

In this thesis a H.264 baseline high definition encoder is implemented on CELL processor. The target video sequence is YUV420 1080p at 30 frames per second in our encoder. To meet real-time requirements, a system architecture which reduces DMA requests is designed for large memory accessing. Several key computing kernels: Intra frame encoding, motion estimation searching and entropy coding are designed and ported to CELL processor units. A main challenge is to find a good tradeoff between DMA latency and processing time. The limited 256K bytes on-chip memory of SPE has to be organized efficiently in SIMD way. CAVLC is performed in non-real-time on the PPE.

 

The experimental results show that our encoder is able to encode I frame in high quality and encode common 1080p video sequences in real-time. With the using of five SPEs and 63KB executable code size, 20.72M cycles are needed to encode one P frame partitions for one SPE. The average PSNR of P frames increases a maximum of 1.52%. In the case of fast speed video sequence, 64x64 search range gets better frame qualities than 16x16 search range and increases only less than two times computing cycles of 16x16. Our results also demonstrate that more potential power of the CELL processor can be utilized in multimedia computing.

 

The H.264 main profile will be implemented in future phases of this encoder project. Since the platform we use is IBM Full-System Simulator, DMA performance in a real CELL processor is an interesting issue. Real-time entropy coding is another challenge to CELL.

Place, publisher, year, edition, pages
2010. , 55 p.
Keyword [en]
Video coding, H.264, CELL processor, Real-time coding, Intra prediction, Parallel programming, SIMD
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:liu:diva-53678ISRN: LiTH-ISY-EX--10/4355--SEOAI: oai:DiVA.org:liu-53678DiVA: diva2:291091
Presentation
2010-01-19, Systemet, Campus Valla, Linköpings universitet, Linköping, 10:15 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2010-02-05 Created: 2010-01-29 Last updated: 2010-03-30Bibliographically approved

Open Access in DiVA

fulltext(1102 kB)695 downloads
File information
File name FULLTEXT01.pdfFile size 1102 kBChecksum SHA-512
a2dd0912feb5a7783ecf4b0f20b42bc0f8076e7d791fb44efd06174b69c3e0f769b4d497b1c403d514f0cca47a8823ca3517b683738eaff209e4ed6dbe2cbf6a
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Wei, Zhengzhe
By organisation
Computer Engineering
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 695 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 408 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf