liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design Space Exploration of Time-Multiplexed FIRFilters on FPGAs
Linköping University, Department of Electrical Engineering.
2010 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

FIR (Finite-length Impulse Response) filters are the corner stone of many signalprocessing devices. A lot of research has gone into their development as wellas their effective implementation. With recent research focusing a lot on powerconsumption reduction specially with regards to FPGAs, it was found necessaryto explore FIR filters mapping on FPGAs.

Time multiplexed FIR filters are also a good candidate for examination withrespect to power consumption and resource utilization, for example when implementedin Field Programmable Gate Arrays (FPGAs). This is motivated by thefact that the usable clock frequency often is higher compared to the required datarate. Current implementations by, e.g., Xilinx FIR Compiler suffer from highpower consumption when the time multiplexing factor is low. Further, it needs tobe investigated how exploiting coefficient symmetry, scaling the coefficients andincreasing the time-multiplexing factor influences the performance.

Place, publisher, year, edition, pages
2010. , 134 p.
Keyword [en]
Time-Multiplexed, FIR, FPGA, Xilinx
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-54287ISRN: LiTH-ISY-EX--10/4343--SEOAI: oai:DiVA.org:liu-54287DiVA: diva2:302536
Presentation
2010-02-08, Nollstället, Room Number 3D-548, B-huset, Division of Electronics Systems, ISY, 13:00 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2010-03-08 Created: 2010-03-08 Last updated: 2010-03-08Bibliographically approved

Open Access in DiVA

fulltext(1835 kB)4538 downloads
File information
File name FULLTEXT01.pdfFile size 1835 kBChecksum SHA-512
18cd5957d0297452b0e8c5346353d7528b408e7004aae243a79ce323526289368e81a9f9b0bf008618d6aaa3c1fb0c0326560cae47c541b4e281c7533648cd65
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Alam, Syed Asad
By organisation
Department of Electrical Engineering
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 4538 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 1637 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf