liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Multimode flex-interleaver core for baseband processor platform
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology. (Computer Engineering)
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology. (Computer Engineering)
2010 (English)In: Journal of Computer Systems, Networks and Communications, ISSN 1687-7381, Vol. 2010, 1-16 p.Article in journal (Refereed) Published
Abstract [en]

This paper presents a flexible interleaver architecture supportingmultiple standards likeWLAN,WiMAX, HSPA+, 3GPP-LTE, and DVB. Algorithmic level optimizations like 2D transformation and realization of recursive computation are applied, which appear to be the key to reach to an efficient hardware multiplexing among different interleaver implementations. The presented hardware enables the mapping of vital types of interleavers including multiple block interleavers and convolutional interleaver onto a single architecture. By exploiting the hardware reuse methodology the silicon cost is reduced, and it consumes 0.126mm2 area in total in 65nm CMOS process for a fully reconfigurable architecture. It can operate at a frequency of 166 MHz, providing a maximum throughput up to 664 Mbps for a multistream system and 166 Mbps for single stream communication systems, respectively. One of the vital requirements for multimode operation is the fast switching between different standards, which is supported by this hardware with minimal cycle cost overheads. Maximum flexibility and fast switchability among multiple standards during run time makes the proposed architecture a right choice for the radio baseband processing platform.

Place, publisher, year, edition, pages
Hindawi , 2010. Vol. 2010, 1-16 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-55304DOI: 10.1155/2010/793807OAI: oai:DiVA.org:liu-55304DiVA: diva2:315973
Available from: 2010-04-29 Created: 2010-04-29 Last updated: 2014-12-03

Open Access in DiVA

fulltext(2065 kB)155 downloads
File information
File name FULLTEXT01.pdfFile size 2065 kBChecksum SHA-512
f48e27286ef774ea572bc35cdd5b95593a482df531f851e7e428781ac209d9f2ffde09c06b8d015a5aa88dbb0f796b4231fcef8569fc6ed8b58c4026bf9af4ec
Type fulltextMimetype application/pdf

Other links

Publisher's full textLink to Article Page

Authority records BETA

Asghar, RizwanLiu, Dake

Search in DiVA

By author/editor
Asghar, RizwanLiu, Dake
By organisation
Computer EngineeringThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 155 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 343 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf