A Selection of H.264 Encoder Components Implemented and Benchmarked on a Multi-core DSP Processor
Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
H.264 is a video coding standard which offers high data compression rate at the cost of a high computational load. This thesis evaluates how well parts of the H.264 standard can be implemented for a new multi-core digital signal processing processor architecture called ePUMA. The thesis investigates if real-time encoding of high definition video sequences could be performed. The implementation consists of the motion estimation, motion compensation, discrete cosine transform, inverse discrete cosine transform, quantization and rescaling parts of the H.264 standard. Benchmarking is done using the ePUMA system simulator and the results are compared to an implementation of an existing H.264 encoder for another multi-core processor architecture called STI Cell. The results show that the selected parts of the H.264 encoder could be run on 6 calculation cores in 5 million cycles per frame. This setup leaves 2 calculation cores to run the remaining parts of the encoder.
Place, publisher, year, edition, pages
2010. , 92 p.
ePUMA, DSP, SIMD, H.264, Parallel Programming, Motion Estimation, DCT
IdentifiersURN: urn:nbn:se:liu:diva-57478ISRN: LiTH-ISY-EX--10/4392--SEOAI: oai:DiVA.org:liu-57478DiVA: diva2:325920
2010-06-15, Algoritmen, Linköpings Universitet, Linköping, 13:00 (English)
Liu, Dake, Professor