liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Evaluation of partial reconfiguration for FPGA debugging
Linköping University, Department of Electrical Engineering, Computer Engineering.
2010 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Reconfigurable computing is an old concept that during the past couple of decades has become increasingly popular. The concept combines the flexibility of software with the performance of hardware. One important contributing factor to the uprising in popularity is the presence of FPGAs (field-programmable gate arrays), which realize the concept by allowing the hardware to be reconfigured dynamically. The current state of reconfigurable computing is discussed further in the thesis.

Debugging is a vital part in the development of a hardware design. It can be done in several ways depending on the situation. The most common way is to perform simulations but in some cases the fault-finding has to be done when the design is implemented in hardware.

In this thesis a framework concept is designed that utilizes and evaluates some of the reconfigurable computing ideas. The framework provides debugging possibilities for FPGA designs in a novel way, with a modular system where each module provide means to aid finding a specific fault. The framework is added to an existing design, and offers the user a glimpse into the design behavior and the hardware it runs on.

One of the debug modules will be released separately under a free license. It allows the developer to see the contents of the memories in a design without requiring special debugging equipment.

Place, publisher, year, edition, pages
2010. , 71 p.
Keyword [en]
fpga, partial reconfiguration, dynamic reconfigurability, reconfigurable computing, debugging
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-57714ISRN: LiTH-ISY-EX--10/4390--SEOAI: oai:DiVA.org:liu-57714DiVA: diva2:327626
Presentation
2010-06-18, Glashuset, B-huset, Linköpings Universitet, Linköping, 13:15 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2010-07-05 Created: 2010-06-29 Last updated: 2011-03-24Bibliographically approved

Open Access in DiVA

fulltext(2504 kB)891 downloads
File information
File name FULLTEXT01.pdfFile size 2504 kBChecksum SHA-512
c9fab183bb0e27c33b6414dbe352b7ffc50e0c7793030d7a71345b6719b0de18fdf3adbabf3cf52cf7273e75fb17b2e64be4a74655954d39535aebc7113bc2e4
Type fulltextMimetype application/pdf

By organisation
Computer Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 891 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 364 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf