liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Thermal-Aware Test Scheduling for Core-based SoC in an Abort-on-First-Fail Test Environment
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2009 (English)In: 12th EUROMICRO Conference on Digital System Design (DSD), Patras, Greece, August 27-29, 2009., IEEE COMPUTER SOC , 2009, 239-246 p.Conference paper, Published paper (Refereed)
Abstract [en]

Long test application time and high temperature have become two major issues of system-on-chip (SoC) test. In order to minimize test application times and avoid overheating during tests, we propose a thermal-aware test scheduling technique for core-based SoC in an abort-on-first-fail (AOFF) test environment. The AOFF environment assumes that the test process is terminated as soon as the first fault is detected, which is usually deployed in volume production test. To avoid high temperature, test sets are partitioned into test sub-sequences which are separated by cooling periods. The proposed test scheduling technique utilizes instantaneous thermal simulation results to guide the partitioning of test sets and to determine the lengths of cooling periods. Experimental results have shown that the proposed technique is efficient to minimize the expected test application time while keeping the temperatures of cores under test below the imposed temperature limit.

Place, publisher, year, edition, pages
IEEE COMPUTER SOC , 2009. 239-246 p.
Keyword [en]
system-on-chip test; test scheduling; thermal-aware test; abort-on-first-fail
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-58429DOI: 10.1109/DSD.2009.136ISI: 000275715100034ISBN: 978-0-7695-3782-5 (print)OAI: oai:DiVA.org:liu-58429DiVA: diva2:343193
Conference
12th EUROMICRO Conference on Digital System Design (DSD), Patras, Greece, August 27-29, 2009.
Available from: 2010-08-12 Created: 2010-08-11 Last updated: 2013-08-16

Open Access in DiVA

fulltext(555 kB)398 downloads
File information
File name FULLTEXT01.pdfFile size 555 kBChecksum SHA-512
eeb36c40d524e19fc634613fbd75fc5cea4720ee08c92c36cfbecba6737324fbb98d1e6bfa20e04ce0f7321670046dd255019f5dd0d283b7b98611d61fc546c0
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

He, ZhiyuanPeng, ZeboEles, Petru Ion

Search in DiVA

By author/editor
He, ZhiyuanPeng, ZeboEles, Petru Ion
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 398 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 180 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf