liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
Linköping University, Department of Electrical Engineering, Electronic Devices.
2010 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

An analog-to-digital converter (ADC) is a link between the analog and digital domains and plays a vital role in modern mixed signal processing systems. There are several architectures, for example flash ADCs, pipeline ADCs, sigma delta ADCs,successive approximation (SAR) ADCs and time interleaved ADCs. Among the various architectures, the pipeline ADC offers a favorable trade-off between speed,power consumption, resolution, and design effort. The commonly used applications of pipeline ADCs include high quality video systems, radio base stations,Ethernet, cable modems and high performance digital communication systems.Unfortunately, static errors like comparators offset errors, capacitors mismatch errors and gain errors degrade the performance of the pipeline ADC. Hence, there is need for accuracy enhancement techniques. The conventional way to overcome these mentioned errors is to calibrate the pipeline ADC after fabrication, the so-called post fabrication calibration techniques. But environmental changes like temperature and device aging necessitates the recalibration after regular intervals of time, resulting in a loss of time and money. A lot of effort can be saved if the digital outputs of the pipeline ADC can be used for the estimation and correctionof these errors, further classified as foreground and background techniques. In this thesis work, an algorithm is proposed that can estimate 10% inter stage gain errors in pipeline ADC without any need for a special calibration signal. The efficiency of the proposed algorithm is investigated on an 8-bit pipeline ADC architecture.The first seven stages are implemented using the 1.5-bit/stage architecture whilethe last stage is a one-bit flash ADC. The ADC and error correction algorithms simulated in Matlab and the signal to noise and distortion ratio (SNDR) is calculated to evaluate its efficiency.

Place, publisher, year, edition, pages
2010. , 57 p.
Keyword [en]
ADC, Pipelined, Error Correction, Inter-Stage Gain
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:liu:diva-59248ISRN: LiTH-ISY-EX--10/4382--SEOAI: diva2:350321
2010-09-09, filtret, 10:30 (English)
Available from: 2010-09-10 Created: 2010-09-10 Last updated: 2010-09-10Bibliographically approved

Open Access in DiVA

fulltext(773 kB)3233 downloads
File information
File name FULLTEXT01.pdfFile size 773 kBChecksum SHA-512
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
javeed, khalid
By organisation
Electronic Devices
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 3233 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 679 hits
ReferencesLink to record
Permanent link

Direct link