liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors
Supercomputer Education and Research Center, Indian Institute of Science, Bangalore, India.
Supercomputer Education and Research Center, Indian Institute of Science, Bangalore, India.
Electrical and Computer Engg. Dept., University of Wisconsin-Madison, Madison, WI, United States.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2010 (English)In: Proceedings -Design, Automation and Test in Europe, DATE, IEEE , 2010, 1572-1577 p.Conference paper (Refereed)
Abstract [en]

Continued CMOS scaling is expected to make future micro-processors susceptible to transient faults, hard faults, manufacturing defects and process variations causing fault tolerance to become important even for general purpose processors targeted at the commodity market. Tomitigate the effect of decreased reliability, a number of fault-tolerant architectures have been proposed that exploit the natural coarse-grained redundancy available in chip multiprocessors (CMPs). These architectures execute a single application using two threads, typically as one leading thread and one trailing thread. Errors are detected by comparing the outputs produced by these two threads. These architectures schedule a single application on two cores or two thread contexts of a CMP. As a result, besides the additional energy consumption and performance overhead that is required to provide fault tolerance, such schemes also impose a throughput loss. Consequently a CMP which is capable of executing 2n threads in non-redundant mode can only execute half as many (n) threads in fault-tolerant mode. In this paper we propose multiplexed redundant execution (MRE), a low-overhead architectural technique that executes multiple trailing threads on a single processor core. MRE exploits the observation that it is possible to accelerate the execution of the trailing thread by providing execution assistance from the leading thread. Execution assistance combined with coarse-grained multithreading allows MRE to schedule multiple trailing threads concurrently on a single core with only a small performance penalty. Our results show that MRE increases the throughput of fault-tolerant CMP by 16% over an ideal dual modular redundant (DMR) architecture. © 2010 EDAA.

Place, publisher, year, edition, pages
IEEE , 2010. 1572-1577 p.
National Category
Engineering and Technology
URN: urn:nbn:se:liu:diva-59107DOI: 10.1109/DATE.2010.5457061ISBN: 978-1-4244-7054-9OAI: diva2:352343
Design, Automation and Test in Europe Conference and Exhibition, DATE 2010; Dresden; Germany
Available from: 2010-09-20 Created: 2010-09-09 Last updated: 2014-10-02

Open Access in DiVA

fulltext(130 kB)472 downloads
File information
File name FULLTEXT01.pdfFile size 130 kBChecksum SHA-512
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Search in DiVA

By author/editor
Subramanyan, PramodSingh, VirendraSaluja, Kewal K.Larsson, Erik
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 472 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 53 hits
ReferencesLink to record
Permanent link

Direct link