Scan Cells Reordering to Minimize Peak Power During Test Cycle: A Graph Theoretic Approach
2010 (English)In: IEEE European Test Symposium (ETS'10), Prague, Czech Republic, May 24-28, 2010., IEEE , 2010, 259-259 p.Conference paper (Refereed)
Scan circuit is widely practiced DFT technology. The scan testing procedure consist of state initialization, test application, response capture and observation process. During the state initialization process the scan vectors are shifted into the scan cells and simultaneously the responses captured in last cycle are shifted out. During this shift operation the transitions that arise in the scan cells are propagated to the combinational circuit, which inturn create many more toggling activities in the combinational block and hence increases the dynamic power consumption. The dynamic power consumed during scan shift operation is much more higher than that of normal mode operation.
Place, publisher, year, edition, pages
IEEE , 2010. 259-259 p.
, European Test Symposium, ISSN 1530-1877
National CategoryEngineering and Technology
IdentifiersURN: urn:nbn:se:liu:diva-59608DOI: 10.1109/ETSYM.2010.5512732ISBN: 978-1-4244-5833-2ISBN: 978-1-4244-5834-9OAI: oai:DiVA.org:liu-59608DiVA: diva2:352632