liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Graph Theoretic Approach for Scan Cell Reordering to Minimize Peak Shift Power
Indian Institute of Science.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Indian Institute of Science.
Nara Institute of Science and Technology.
2010 (English)In: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, New York, USA: ACM , 2010, 73-78 p.Conference paper, Published paper (Refereed)
Abstract [en]

Scan circuit testing generally causes excessive switching activity compared to normal circuit operation. This excessive switching activity causes high peak and average power consumption. Higher peak power causes, supply voltage droop and excessive heat dissipation. This paper proposes a scan cell reordering methodology to minimize the peak power consumption during scan shift operation. The proposed methodology first formulate the problem as graph theoretic problem then solve it by a linear time heuristic. The experimental results show that the methodology is able to reduce up to 48% of peak power in compared to the solution provided by industrial tool.

Place, publisher, year, edition, pages
New York, USA: ACM , 2010. 73-78 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-59609DOI: 10.1145/1785481.1785499ISBN: 978-1-4503-0012-4 (print)OAI: oai:DiVA.org:liu-59609DiVA: diva2:352633
Conference
20th Great Lakes Symposium on VLSI, GLSVLSI 2010; Providence, RI; United States
Available from: 2010-09-29 Created: 2010-09-21 Last updated: 2014-10-01Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Larsson, Erik

Search in DiVA

By author/editor
Larsson, Erik
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 20 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf