liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Vdd-Aware Model for the Voltage on Bridged Nodes
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2010 (English)In: Workshop track of the IEEE European Test Symposium (ETS 2010), Prague, Czech Republic, May 24-28, 2010., 2010Conference paper, Published paper (Refereed)
Abstract [en]

Resistive bridge defects have Vdd dependent behavior, a fact that is not yet considered in commercial DfT tools. So far, all Vdd-aware models have relied on computationally intensive SPICE simulation to calculate the voltage on the bridged nodes. The computation time limits the use of such models on large designs. Therefore, Vdd-aware models should employ a simplified set of equations that does not require computationally intensive simulation. The observation that enables such a set of simplified equations is that less variables need to be taken into account for modeling bridge behavior compared to SPICE simulations, which need to consider all available variables to model a wide set of circuits and behaviors. Previous approaches to define simplified equations to replace SPICE simulation for modeling resistive bridge behavior are either inaccurate for recent IC technologies or have not explicitly taken Vdd into account. Therefore, this paper proposes simplified equations to model the voltage on the bridged nodes in a computationally efficient manner. The approach is to find accurate equations for the drain-source currents of transistors that are involved in determining the bridge behavior. This paper describes an algorithm for applying the model by calculating the voltage on the bridged nodes given the drain-source currents of the involved transistors. The model is demonstrated by comparing the results from the proposed approach with simulation results for two gate libraries.

Place, publisher, year, edition, pages
2010.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-59648OAI: oai:DiVA.org:liu-59648DiVA: diva2:352891
Available from: 2010-09-23 Created: 2010-09-23 Last updated: 2010-09-27

Open Access in DiVA

No full text

Authority records BETA

Ingelsson, Urban

Search in DiVA

By author/editor
Ingelsson, Urban
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 28 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf