liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Parallel Evaluation Of Fixed-Point Polynomials
Linköping University, Department of Electrical Engineering, Electronics System.
2010 (English)Independent thesis Advanced level (degree of Master (Two Years)), 80 credits / 120 HE creditsStudent thesisAlternative title
Parallell evaluering av polynom i fix-talrepresentation (Swedish)
Abstract [en]

In some applications polynomials should be evaluated, e.g., polynomial approximation of elementary function and Farrow filter for arbitrary re-sampling. For polynomial evaluation Horner’s scheme uses the minimum amount of hardware resources, but it is sequential. Many algorithms were developed to introduce parallelism in polynomial evaluation. This parallelism is achieved at the cost of hardware, but ensures evaluation in less time.

This work examines the trade-off between hardware cost and the critical path for different level of parallelism for polynomial evaluation. The trade-offs in generating powers in polynomial evaluation using different building blocks(squarers and multipliers) are also discussed. Wordlength requirements of the polynomial evaluation and the effect of power generating schemes on the timing of operations is also discussed. The area requirements are calculated by using Design Analyzer from Synopsys (tool for logic synthesis) and the GLPK (GNU Linear Programming Kit) is used to calculate the bit requirements.

Place, publisher, year, edition, pages
2010. , 82 p.
Keyword [en]
Horner, Estrin, parallel, polynomial, evaluation, Addition chains
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-60054ISRN: LiTH-ISY-EX--10/4406--SEOAI: oai:DiVA.org:liu-60054DiVA: diva2:354917
Presentation
2010-09-14, Nollstället, B-huset, Campus Valla, Linköping, Sweden, 10:30 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2010-10-05 Created: 2010-10-04 Last updated: 2010-10-05Bibliographically approved

Open Access in DiVA

fulltext(636 kB)1129 downloads
File information
File name FULLTEXT01.pdfFile size 636 kBChecksum SHA-512
82078977bfb006e19cbca854a75de22f9132f6b439ff6fd4b0b05389f5d48481b4e0919ca13796e491010e886f1c2fda2205e28aba0cbdb7578c46cd838f60aa
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Nawaz Khan, Shahid
By organisation
Electronics System
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 1129 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 180 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf