liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
TAM Design for Parallel Testing under Bus Bandwidth Limit
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory.
2010 (English)Independent thesis Advanced level (degree of Master (Two Years)), 30 credits / 45 HE creditsStudent thesis
Abstract [en]

The complexity of electronic system is increasing rapidly and many of the electronic systems   are   embedded   systems   implemented   as   system-on-chip   (SoC).   This increasing  complexity  of  SoC  leads  to  longer  test  application  time  (TAT).  One approach  to  reduce  the  TAT  is  to  perform  tests  to  several  cores  in  parallel,  which requests transporting test data in parallel instead of sequentially.

In IEEE Std. 1500, it supports parallel test mode by incorporating a user-defined, parallel   test   access   mechanism   (TAM)   to   speed   up   the   testing   process.   The user-defined  TAM  means  the  detail  of  TAM  design  is  excluded  from  standard  and decided by system integrator. Therefore, we propose a customized TAM structure and two approaches to guarantee full-spatial-parallelism under a bus width limit, and aim to  minimize  the  total  number  of  wire  connections.  In  order  to  know  how  close  to optimal  solution  our  solutions  are,  we  implement  a  Simulated  Annealing  (SA) algorithm to do the comparison.

The  experimental  results  of  the  two  proposed  approaches  based  on  benchmark ISCAS’89  and  ITC’02  show  the  parallelism  can  be  guaranteed  by  our  approaches while using only a few wire connections per pin, and the execution times of them are shorter compared with the SA algorithm.

Place, publisher, year, edition, pages
2010. , 55 p.
Keyword [en]
TAM, optimization, bus width
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-62671ISRN: LIU-IDA/LITH-EX-A—10/035--SEOAI: oai:DiVA.org:liu-62671DiVA: diva2:374050
Presentation
2010-08-27, 17:00 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2010-12-02 Created: 2010-12-02 Last updated: 2010-12-02Bibliographically approved

Open Access in DiVA

fulltext(1032 kB)89 downloads
File information
File name FULLTEXT01.pdfFile size 1032 kBChecksum SHA-512
20933e9dccdede8ef7f8b9b5b205fd6584b2efbf39d70dcf068b52878edae822e770555101e4bec70ab4944db79c33ff1aeb68d6b06efb038b5dc64467eacbf1
Type fulltextMimetype application/pdf

By organisation
ESLAB - Embedded Systems Laboratory
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 89 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 77 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf