liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A low voltage and process variation tolerant SRAM cell in 90-nm CMOS
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology. (Electronic Devices)
Linköping University, Department of Electrical Engineering. Linköping University, The Institute of Technology. (Electronic Devices)
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
2010 (English)In:  International Symposium on VLSI Design Automation and Test, IEEE , 2010, 78-81 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this paper, a new asymmetric 6T (AS6T) SRAM cell is presented in a standard 90-nm CMOS technology employing separate bitline and wordline for read operation. Utilizing separate bitline and wordline during read operation decouples the other cell node from the bitline, hence, enhancing the read static noise margin (SNM) by almost 2 times as compared to the conventional 6T SRAM. The read SNM of 6T and AS6T SRAM cells during a read operation in 1.0 V supply is 85 mV and 159 mV, respectively. The mean μ of the hold SNM for both cells are well above 140 mV, however, the μ of the conventional 6T SRAM is larger than that of AS6T cell. The impact of process parameter variations on read and hold noise margin of the asymmetric 6T cell and the conventional 6T cell, considering various supply voltages, is investigated. The results demonstrate yield improvement, up to 99.5%, and indicate that the supply voltage can scale down to 0.45 V.

Place, publisher, year, edition, pages
IEEE , 2010. 78-81 p.
Keyword [en]
CMOS memory circuits, SRAM chips, low-power electronics
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-65453DOI: 10.1109/VDAT.2010.5496696ISBN: 978-1-4244-5269-9 (print)OAI: oai:DiVA.org:liu-65453DiVA: diva2:395810
Conference
VLSI-DAT
Available from: 2011-02-08 Created: 2011-02-08 Last updated: 2011-02-14

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Fazli Yeknami, AliHansson, MartinMesgarzadeh, BehzadAlvandpour, Atila

Search in DiVA

By author/editor
Fazli Yeknami, AliHansson, MartinMesgarzadeh, BehzadAlvandpour, Atila
By organisation
Department of Electrical EngineeringThe Institute of TechnologyElectronic Devices
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 269 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf