SoC-Level Fault Management based on P1687 IJTAG
2011 (English)Other (Other academic)
Fault tolerance and fault management mechanisms are necessary means to reduce the impact of soft errors and wear out in electronic devices. The semiconductor products manufactured with latest and emerging processes are increasingly affected by these effects. The presentation describes a new general scalable fault management architecture based on the latest upcoming DFT standard IEEE P1687 IJTAG. The standard allows to create an efficient and regular network for handling fault detection information, manage test and system resources as a system-wide background process during system operation.
Place, publisher, year, edition, pages
Engineering and Technology
IdentifiersURN: urn:nbn:se:liu:diva-67574OAI: oai:DiVA.org:liu-67574DiVA: diva2:411369
Event: Thu Mar 17, 2011: DIAMOND tutorial at DATE'11: Handling the challenges of debugging and reliability.
At: Design, Automation and Test in Europe (DATE 2011), Grenoble, France, March 14-18, 2011.2011-04-182011-04-182011-05-05