Scheduling Tests for 3D Stacked Chips under Power Constraints
2011 (English)In: Sixth IEEE International Symposium on Electronic Design, Test and Application (DELTA), 2011, Queenstown, NZ, Washington, DC, USA: IEEE Computer Society , 2011, 72-77 p.Conference paper (Refereed)
This paper addresses Test Application Time (TAT)reduction for core-based 3D Stacked ICs (SICs). Applyingtraditional test scheduling methods used for non-stacked chiptesting where the same test schedule is applied both at wafer testand at final test to SICs, leads to unnecessarily high TAT. This isbecause the final test of 3D-SICs includes the testing of all thestacked chips. A key challenge in 3D-SIC testing is to reduce TATby co-optimizing the wafer test and the final test while meetingpower constraints. We consider a system of chips with coresequipped with dedicated Built-In-Self-Test (BIST)-engines andpropose a test scheduling approach to reduce TAT while meetingthe power constraints. Depending on the test schedule, the controllines that are required for BIST can be shared among severalBIST engines. This is taken into account in the test schedulingapproach and experiments show significant savings in TAT.
Place, publisher, year, edition, pages
Washington, DC, USA: IEEE Computer Society , 2011. 72-77 p.
Engineering and Technology
IdentifiersURN: urn:nbn:se:liu:diva-70035DOI: 10.1109/DELTA.2011.23ISBN: 978-1-4244-9357-9 (print)OAI: oai:DiVA.org:liu-70035DiVA: diva2:434606
Sixth IEEE International Symposium on Electronic Design, Test and Application (DELTA), 2011, Queenstown, NZ