liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Pipelined FFT Architecture for Real-Valued Signals
Department of Signal, Systems and Radiocommuncations, Universidad Politecnica de Madrid, Madrid, Spain.
University of Minnesota, USA.
Department of Signal, Systems and Radiocommuncations, Universidad Politecnica de Madrid, Madrid, Spain.
2009 (English)In: IEEE Transactions on Circuits and Systems Part 1: Regular Papers, ISSN 1549-8328, E-ISSN 1558-0806, Vol. 56, no 12, 2634-2643 p.Article in journal (Refereed) Published
Abstract [en]

This paper presents a new pipelined hardware archi-tecture for the computation of the real-valued fast Fourier trans-form (RFFT). The proposed architecture takes advantage of the re-duced number of operations of the RFFT with respect to the com-plex fast Fourier transform (CFFT), and requires less area whileachieving higher throughput and lower latency.The architecture is based on a novel algorithm for the computa-tion of the RFFT, which, contrary to previous approaches, presentsa regular geometry suitable for the implementation of hardwarestructures. Moreover, the algorithm can be used for both the deci-mation in time (DIT) and decimation in frequency (DIF) decompo-sitions of the RFFT and requires the lowest number of operationsreported for radix 2.Finally, as in previous works, when calculating the RFFT theoutput samples are obtained in a scrambled order. The problemof reordering these samples is solved in this paper and a pipelinedcircuit that performs this reordering is proposed.

Place, publisher, year, edition, pages
IEEE , 2009. Vol. 56, no 12, 2634-2643 p.
Keyword [en]
Decimation in frequency, decimation in time, fast Fourier transform (FFT), memory reduction, pipelined archi- tecture, real-valued signals, reordering circuit.
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-70361DOI: 10.1109/TCSI.2009.2017125OAI: oai:DiVA.org:liu-70361DiVA: diva2:438521
Available from: 2011-09-02 Created: 2011-09-02 Last updated: 2017-06-01Bibliographically approved

Open Access in DiVA

fulltext(1647 kB)27 downloads
File information
File name FULLTEXT01.pdfFile size 1647 kBChecksum SHA-512
800618df49c042f777263af30e900862beee5022b20d6fe718bc9f4b40591eedf84bea3c2095010831e050a2a742b8c84f9ee4f38539807699a4f7cb238bbe9c
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

Garrido, Mario

Search in DiVA

By author/editor
Garrido, Mario
In the same journal
IEEE Transactions on Circuits and Systems Part 1: Regular Papers
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 27 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 204 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf