liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design of Pipelined Analog-to-Digital Converter with SI Technique in 65 nm CMOS Technology
Linköping University, Department of Electrical Engineering, Electronics System.
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Analog-to-digital converter (ADC) plays an important role in mixed signal processingsystems. It serves as an interface between analog and digital signal processingsystems. In the last two decades, circuits implemented in current-modetechnique have drawn lots of interest for sensory systems and integrated circuits.Current-mode circuits have a few vital advantages such as low voltage operation,high speed and wide dynamic ranges. These circuits have wide applications in lowvoltage, high speed-mixed signal processing systems. In this thesis work, a 9-bitpipelined ADC with switch-current (SI) technique is designed and implemented in65 nm CMOS technology. The main focus of the thesis work is to implement thepipelined ADC in SI technique and to optimize the pipelined ADC for low power.The ADC has a stage resolution of 3 bits. The proposed architectures combine adifferential sample-and-hold amplifier, current comparator, binary-to-thermometerdecoder, a differential current-steering digital-to-analog converter, delay logic anddigital error correction block. The circuits are implemented at transistor level in 65nm CMOS technology. The static and dynamic performance metrics of pipelinedADC are evaluated. The simulations are carried out by Cadence Virtuoso SpectreCircuit Simulator 5.10. Matlab is used to determine the performance metrics ofADC.

Place, publisher, year, edition, pages
2011. , 70 p.
Keyword [en]
Pipelined Analog-to-Digital Converter, Sample and Hold Amplifier, Comparator, Current-Steering Digital-to-Analog Converter, Binary to Thermometer Decoder
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-70579ISRN: LiTH-ISY-EX--11/4489--SEOAI: oai:DiVA.org:liu-70579DiVA: diva2:440789
Subject / course
Electronics Systems
Presentation
2011-08-22, Nollstället, Linköping University, Linköping, 10:00 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2011-09-15 Created: 2011-09-13 Last updated: 2011-09-15Bibliographically approved

Open Access in DiVA

MasterThesisDocument_dinra753(5098 kB)5828 downloads
File information
File name FULLTEXT01.pdfFile size 5098 kBChecksum SHA-512
3683a35debbd70608cd5ce73eb1cf4378960d9f0789c59d45026d7c58f3de823dc57c1bf03df282265ef7250537f859a6d15a35023350ab28a33e190cbb6e9e8
Type fulltextMimetype application/pdf

Other links

http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-70579

Search in DiVA

By author/editor
Rajendran, Dinesh Babu
By organisation
Electronics System
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 5828 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 694 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf