Optimizing Xilinx designs through primitive instantiation
2010 (English)In: FPGAworld '10 Proceedings of the 7th FPGAworld Conference, New York: ACM , 2010, 20-27 p.Conference paper (Refereed)
This paper is intended as a guideline for people who are interested in manual instantiation of FPGA primitives as a way of improving the performance of an FPGA design. The focus of the paper is on designs where slice primitives like flip-fops and lookup tables are instantiated. Guidelines on how to develop a design with manual instantiation are presented together with a case study of a high performance bitserial two's complement divider where a majority of the area is manually instantiated. This divider is capable of reaching a maximum frequency of 345 MHz in the fastest Virtex-4 while utilizing less than 150 LUTs thanks to the high amount of manual optimizations. An open source library containing modules intended to promote the structured development of modules with manually instantiated components is also presented.
Place, publisher, year, edition, pages
New York: ACM , 2010. 20-27 p.
FPGA, Primitive instantiation. Bit-serial divider, carry-chain
IdentifiersURN: urn:nbn:se:liu:diva-72274DOI: 10.1145/1975482.1975484ISBN: 978-1-4503-0481-8OAI: oai:DiVA.org:liu-72274DiVA: diva2:458882
7th FPGAworld Conference