liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Benchmarking of Sleipnir DSP Processor, ePUMA Platform
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Choosing a right processor for an embedded application, or designing a new pro-cessor requires us to know how it stacks up against the competition, or sellinga processor requires a credible communication about its performance to the cus-tomers, which means benchmarking of a processor is very important. They arerecognized world wide by processor vendors and customers alike as the fact-basedway to evaluate and communicate embedded processor performance. In this the-sis, the benchmarking of ePUMA multiprocessor developed by the Division ofComputer Engineering, ISY, Linköping University, Sweden will be described indetails. A number of typical digital signal processing algorithms are chosen asbenchmarks. These benchmarks have been implemented in assembly code withtheir performance measured in terms of clock cycles and root mean square errorwhen compared with result computed using double precision. The ePUMA multi-processor platform which comprises of the Sleipnir DSP processor and Senior DSPprocessor was used to implement the DSP algorithms. Matlab inbuilt models wereused as reference to compare with the assembly implementation to derive the rootmean square error values of different algorithms. The execution time for differentDSP algorithms ranged from 51 to 6148 clock cycles and the root mean squareerror values varies between 0.0003 to 0.11.

Place, publisher, year, edition, pages
2011. , 89 p.
Keyword [en]
Benchmarking, DSP Processor, Sleipnir core, Digital Signal Processing, FFT, DFT, DWT, DCT, FIR, assembler, ePUMA
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:liu:diva-74080ISRN: LiTH-ISY-EX--11/4536--SEOAI: oai:DiVA.org:liu-74080DiVA: diva2:480093
Subject / course
Computer Engineering
Presentation
2011-12-02, Systemset, 17:10 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2012-01-19 Created: 2012-01-18 Last updated: 2012-01-19Bibliographically approved

Open Access in DiVA

fulltext(2041 kB)252 downloads
File information
File name FULLTEXT01.pdfFile size 2041 kBChecksum SHA-512
5861a5bcbdbf4a7fd6ee1769807713e05d5dcb2a84b57c20debb0580b18fbfaefcb6ec1466e365a5aa9c37da2cd5c092a99d4d03a52642413cf520da66d16481
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Murugesan, Somasekar
By organisation
Computer EngineeringThe Institute of Technology
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 252 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 530 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf