liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Dynamic Partial Reconfigurable FPGA
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
2011 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Partial Reconfigurable FPGA provides ability of reconfigure the FPGA duringrun-time. But the reconfigurable part is disabled while performing reconfiguration. In order to maintain the functionality of system, data stream should be hold for RP during that time. Due to this feature, the reconfiguration time becomes critical to designed system. Therefore this thesis aims to build a functional partial reconfigurable system and figure out how much time the reconfiguration takes.

A XILINX ML605 evaluation board is used for implementing the system, which has one static part and two partial reconfigurable modules, ICMP and HTTP. A Web Client sends different packets to the system requesting different services. These packets’ type information are analyzed and the requests are held by a MicroBlaze core, which also triggers the system’s self-reconfiguration. The reconfiguration swaps the system between ICMP and HTTP modules to handle the requests. Therefore, the reconfiguration time is defined between detection of packet type and completion of reconfiguration. A counter is built in SP for measuring the reconfiguration time.

Verification shows that this system works correctly. Analyze of test results indicates that reconfiguration takes 231ms and consumes 9274KB of storage, which saves 93% of time and 50% of storage compared with static FPGA configuration.

Place, publisher, year, edition, pages
2011. , 81 p.
Keyword [en]
Reconfigurable FPGA, Partial Reconfiguration, ICMP, TCP, HTTP, Reconfiguring time
National Category
Telecommunications Embedded Systems
Identifiers
URN: urn:nbn:se:liu:diva-74486ISRN: LiTH-ISY-EX--11/4457--SEOAI: oai:DiVA.org:liu-74486DiVA: diva2:487700
External cooperation
Ericsson AB
Subject / course
Computer Engineering
Presentation
2011-12-05, 13:15 (English)
Uppsok
Technology
Supervisors
Examiners
Available from: 2012-02-14 Created: 2012-01-30 Last updated: 2012-02-14Bibliographically approved

Open Access in DiVA

Dynamic Partial Reconfigurable FPGA(3090 kB)1189 downloads
File information
File name FULLTEXT01.pdfFile size 3090 kBChecksum SHA-512
072afc0f9001dd72815f053ccbfde1d52a71488a100bc2b74d3ff9c6f8559ecf878e4b158d49983a30b922ca809be5af3248c84961cd780a023f142655d12944
Type fulltextMimetype application/pdf

By organisation
Computer EngineeringThe Institute of Technology
TelecommunicationsEmbedded Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 1191 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 497 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf