liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
Linköping University, Department of Computer and Information Science, ESLAB - Embedded Systems Laboratory. Linköping University, The Institute of Technology.
2012 (English)In: VLSI 2012, IEEE , 2012Conference paper, Published paper (Refereed)
Abstract [en]

Test planning for core-based 3D stacked ICs with trough-silicon vias (3D TSV-SIC) is different from test planning for non-stacked ICs as the same test schedule cannot be applied both at wafer sort and package test. In this paper, we assume a test flow where each chip is tested individually at wafer sort and jointly at package test. We define cost functions and test planning optimization algorithms for non-stacked ICs, 3D TSVSICs with two chips and 3D TSV-SICs with an arbitrary number of chips. We have implemented our techniques and experiments show significant reduction of test cost.

Place, publisher, year, edition, pages
IEEE , 2012.
Series
VLSI Design, ISSN 1063-9667
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:liu:diva-77289DOI: 10.1109/VLSID.2012.111ISBN: 9780769546384 (electronic)ISBN: 9781467304382 (print)OAI: oai:DiVA.org:liu-77289DiVA: diva2:526217
Conference
25th International Conference on VLSI Design (VLSI 2012), Hyderabad, India, January 7-11, 2012
Available from: 2012-05-10 Created: 2012-05-10 Last updated: 2017-02-21

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

SenGupta, BreetaIngelsson, UrbanLarsson, Erik

Search in DiVA

By author/editor
SenGupta, BreetaIngelsson, UrbanLarsson, Erik
By organisation
ESLAB - Embedded Systems LaboratoryThe Institute of Technology
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 38 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf