liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Automatic Test Program Generation Using Executing Trace Based Constraint Extraction for Embedded Processors
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology. (ESLAB)
Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China.
Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China.
2013 (English)In: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 21, no 7, 1220-1233 p.Article in journal (Refereed) Published
Abstract [en]

Software-based self-testing (SBST) has been a promising method for processor testing, but the complexity of the state-of-art processors still poses great challenges for SBST. This paper utilizes the executing trace collected during executing training programs on the processor under test to simplify mappings and functional constraint extraction for ports of inner components, which facilitate structural test generation with constraints at gate level, and automatic test instruction generation (ATIG) even for hidden control logic (HCL). In addition, for sequential HCL, we present a test routine generation technique on the basis of an extended finite state machine, so that structural patterns for combinational subcircuits in the sequential HCL can be mapped into the test routines to form a test program. Experimental results demonstrate that the proposed ATIG method can achieve good structural fault coverage with compact test programs on modern processors.

Place, publisher, year, edition, pages
IEEE Press, 2013. Vol. 21, no 7, 1220-1233 p.
Keyword [en]
Constraint extraction, instruction testing, processor self-testing, software-based self-testing (SBST), test program generation.
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:liu:diva-79882DOI: 10.1109/TVLSI.2012.2208130ISI: 000320946200005OAI: oai:DiVA.org:liu-79882DiVA: diva2:544448
Available from: 2012-08-14 Created: 2012-08-14 Last updated: 2017-12-07

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Zhang, Ying

Search in DiVA

By author/editor
Zhang, Ying
By organisation
Software and SystemsThe Institute of Technology
In the same journal
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 46 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf