Minimization of Average Execution Time Based on Speculative FPGA Configuration Prefetch
2012 (English)In: International Conference on ReConFigurable Computing and FPGAs, 2012, 2012Conference paper (Refereed)
One of the main drawbacks that significantly impacts the performance of dynamically reconfigurable systems (like FPGAs), is their high reconfiguration overhead. Configuration prefetching is one method to reduce this penalty by overlapping FPGA reconfigurations with useful computations. In this paper we propose a speculative approach that schedules prefetches at design time and simultaneously performs HW/SW partitioning, in order to minimize the expected execution time of an application. Our method prefetches and executes in hardware those configurations that provide the highest performance improvement. The algorithm takes into consideration profiling information (such as branch probabilities and execution time distributions), correlated with the application characteristics. Compared to the previous state-of-art, we reduce the reconfiguration penalty with 34% on average, and with up to 59% for particular case studies.
Place, publisher, year, edition, pages
IdentifiersURN: urn:nbn:se:liu:diva-84472DOI: 10.1109/ReConFig.2012.6416761ISI: 000316576900044ISBN: 978-1-4673-2919-4OAI: oai:DiVA.org:liu-84472DiVA: diva2:559441
ReConFig 2012: International Conference on ReConFigurable Computing and FPGAs, December 5-7, 2012, Cancun, Mexico