liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Hybrid Floating-point Units in FPGAs
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
2012 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesisAlternative title
Hybrida flyttalsenheter i FPGA:er (Swedish)
Abstract [en]

Floating point numbers are used in many applications that  would be well suited to a higher parallelism than that offered in a CPU. In  these cases, an FPGA, with its ability to handle multiple calculations  simultaneously, could be the solution. Unfortunately, floating point  operations which are implemented in an FPGA is often resource intensive,  which means that many developers avoid floating point solutions in FPGAs or  using FPGAs for floating point applications.

Here the potential to get less expensive floating point operations by using ahigher radix for the floating point numbers and using and expand the existingDSP block in the FPGA is investigated. One of the goals is that the FPGAshould be usable for both the users that have floating point in their designsand those who do not. In order to motivate hard floating point blocks in theFPGA, these must not consume too much of the limited resources.

This work shows that the floating point addition will become smaller withthe use of the higher radix, while the multiplication becomes smaller by usingthe hardware of the DSP block. When both operations are examined at the sametime, it turns out that it is possible to get a reduced area, compared toseparate floating point units, by utilizing both the DSP block and higherradix for the floating point numbers.

Place, publisher, year, edition, pages
2012. , 88 p.
Keyword [en]
FPGA, Floating Point
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:liu:diva-86587ISRN: LiTH-ISY-EX--12/4642--SEOAI: oai:DiVA.org:liu-86587DiVA: diva2:579034
Subject / course
Computer Engineering
Uppsok
Technology
Supervisors
Examiners
Available from: 2012-12-19 Created: 2012-12-19 Last updated: 2012-12-19Bibliographically approved

Open Access in DiVA

fulltext(1234 kB)391 downloads
File information
File name FULLTEXT01.pdfFile size 1234 kBChecksum SHA-512
572bd54bb3ccd88f89bdf93260c2ed301829c716a1be055ef2aaff32dc9a90a97fa2265748c7d70b5bd22a1c8480197ca7578b1601e4dd01cae72f690fa94786
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Englund, Madeleine
By organisation
Computer EngineeringThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 391 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 373 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf