liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Analysis of a 5.5-V Class-D Stage Used in +30-dBm Outphasing RF PAs in 130- and 65-nm CMOS
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Science and Technology, Physics and Electronics. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
2012 (English)In: IEEE Transactions on Circuits and Systems - II - Express Briefs, ISSN 1549-7747, E-ISSN 1558-3791, Vol. 59, no 11, 726-730 p.Article in journal (Refereed) Published
Abstract [en]

This brief presents the design and analysis of a 5.5-V class-D stage used in two fully integrated watt-level, +32.0 and +29.7 dBm, outphasing RF power amplifiers (PAs) in standard 130- and 65-nm CMOS technologies. The class-D stage utilizes a cascode configuration, driven by an ac-coupled low-voltage driver, to allow a 5.5-V supply in the 1.2-/2.5-V technologies without excessive device voltage stress. The rms electric fields (E) across the gate oxides and the optimal bias point, where the voltage stress is equally divided between the transistors, are computed. At the optimal bias point, the rms E, the power dissipation of the parasitic drain capacitance of the common-source transistors, and the equivalent on-resistances are reduced by approximately 25%, 50%, and 25%, compared to a conventional cascode (inverter) stage. To the authors best knowledge, the class-D PAs presented are among the first fully integrated CMOS outphasing PAs reaching +30 dBm and demonstrate state-of-the-art output power and bandwidth.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE) , 2012. Vol. 59, no 11, 726-730 p.
Keyword [en]
Amplifier, CMOS, outphasing
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-88467DOI: 10.1109/TCSII.2012.2228391ISI: 000313426100006OAI: oai:DiVA.org:liu-88467DiVA: diva2:604046
Available from: 2013-02-07 Created: 2013-02-07 Last updated: 2017-12-06

Open Access in DiVA

fulltext(3523 kB)709 downloads
File information
File name FULLTEXT01.pdfFile size 3523 kBChecksum SHA-512
de580d209578ea208d7b5d3e22de1697bafdf6c9100755c0a0e27e08e658ce924754cd411206bb25fa1f6854afe5674823ce9a12ff65c2aa205fc61853de01a1
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

Fritzin, JonasSvensson, ChristerAlvandpour, Atila

Search in DiVA

By author/editor
Fritzin, JonasSvensson, ChristerAlvandpour, Atila
By organisation
Electronic DevicesThe Institute of TechnologyPhysics and Electronics
In the same journal
IEEE Transactions on Circuits and Systems - II - Express Briefs
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar
Total: 709 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 134 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf