liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Exploiting Instruction Level Parallelism for REPLICA - A Configurable VLIW Architecture With Chained Functional Units
Linköping University.
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology. (PELAB)
Linköping University, Department of Computer and Information Science. Linköping University, The Institute of Technology.
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology. (PELAB)ORCID iD: 0000-0001-5241-0026
2012 (English)In: : Volume II, Las Vegas, Nevada, USA: CSREA Press, 2012, 275-281 p.Conference paper, Published paper (Other academic)
Abstract [en]

In this paper we present a scheduling algorithm for VLIW architectures with chained functional units. We show how our algorithm can help speed up programs at the instruction level, for an architecture called REPLICA, a configurable emulated shared memory (CESM) architecture whose computation model is based on the PRAM model. Since our LLVM based compiler is parameterizable in the number of different functional units, read and write ports to register file etc. we can generate code for different REPLICA architectures that have different functional unit configurations. We show for a set of different configurations how our implementation can produce high quality code; and we argue that the high parametrization of the compiler makes it, together with the simulator, useful for hardware/software co-design.

Place, publisher, year, edition, pages
Las Vegas, Nevada, USA: CSREA Press, 2012. 275-281 p.
Keyword [en]
instruction level parallelism, chained VLIW architecture, code generation, instruction scheduling, configurable architecture, LLVM compiler, compiler backend
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-91975ISBN: 1-60132-228-3 (print)OAI: oai:DiVA.org:liu-91975DiVA: diva2:619863
Conference
International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'12), 16-19 July 2012, Las Vegas, Nevada, USA
Projects
REPLICA
Available from: 2013-05-06 Created: 2013-05-06 Last updated: 2014-10-08Bibliographically approved

Open Access in DiVA

No full text

Other links

Proceedings Table of Contents

Authority records BETA

Hansson, ErikÅkesson, DanielKessler, Christoph

Search in DiVA

By author/editor
Hansson, ErikÅkesson, DanielKessler, Christoph
By organisation
Linköping UniversitySoftware and SystemsThe Institute of TechnologyDepartment of Computer and Information Science
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 71 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf