Exploiting Instruction Level Parallelism for REPLICA - A Configurable VLIW Architecture With Chained Functional Units
2012 (English)In: : Volume II, Las Vegas, Nevada, USA: CSREA Press, 2012, 275-281 p.Conference paper (Other academic)
In this paper we present a scheduling algorithm for VLIW architectures with chained functional units. We show how our algorithm can help speed up programs at the instruction level, for an architecture called REPLICA, a configurable emulated shared memory (CESM) architecture whose computation model is based on the PRAM model. Since our LLVM based compiler is parameterizable in the number of different functional units, read and write ports to register file etc. we can generate code for different REPLICA architectures that have different functional unit configurations. We show for a set of different configurations how our implementation can produce high quality code; and we argue that the high parametrization of the compiler makes it, together with the simulator, useful for hardware/software co-design.
Place, publisher, year, edition, pages
Las Vegas, Nevada, USA: CSREA Press, 2012. 275-281 p.
instruction level parallelism, chained VLIW architecture, code generation, instruction scheduling, configurable architecture, LLVM compiler, compiler backend
IdentifiersURN: urn:nbn:se:liu:diva-91975ISBN: 1-60132-228-3OAI: oai:DiVA.org:liu-91975DiVA: diva2:619863
International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'12), 16-19 July 2012, Las Vegas, Nevada, USA