liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Integrated Offset Assignment
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology. (PELAB)
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology. (PELAB)ORCID iD: 0000-0001-5241-0026
2011 (English)In: Proceedings 9th Workshop on Optimizations for DSP and Embedded Systems (ODES-9) / [ed] George Cai and Tom van der Aa, 2011, 47-54 p.Conference paper, Published paper (Refereed)
Abstract [en]

One important part of generating code for DSP processors is to make good use of the address generation unit (AGU). In this paper we divide the code generation into three parts: (1) scheduling, (2) address register assignment, and (3) storage layout. The goal is to nd out if solving these three subproblems as one big integrated problem gives better results compared to when scheduling or address register assignment is solved separately. We present optimal dynamic programming algorithms for both integrated and non-integrated code generation for DSP processors. In our experiments we nd that integrationis benecial when the AGU has 1 or 2 address registers; for the other cases existing heuristics are near optimal. We also nd that integrating address register assignment and storage layout gives slightly better results than integrating scheduling and storage layout. I.e. address register assignment is more important than scheduling.

Place, publisher, year, edition, pages
2011. 47-54 p.
Keyword [en]
Integrated offset assignment, address code optimization, code generation, digital signal processor (DSP), address generation unit, instruction scheduling
National Category
Computer Science
Identifiers
URN: urn:nbn:se:liu:diva-93375OAI: oai:DiVA.org:liu-93375DiVA: diva2:624375
Conference
9th Workshop on Optimizations for DSP and Embedded Systems (ODES-9), co-located with CGO-2011, Chamonix, France, 2 April 2011
Projects
OPTIMISTePUMAIntegrated Software Pipelining
Funder
Swedish Research CouncilSwedish Foundation for Strategic Research
Available from: 2013-05-31 Created: 2013-05-31 Last updated: 2017-11-06Bibliographically approved

Open Access in DiVA

Integrated Offset Assignment(3583 kB)3 downloads
File information
File name FULLTEXT01.pdfFile size 3583 kBChecksum SHA-512
f485e82f59104a975af1c2a9c3f9f8af17877731da76b443d147218cccc3260edc2b9419d6c6b2d1ba95798fc78d75ab0a967e3f4bfcf06dbb57d979b00a0890
Type fulltextMimetype application/pdf

Other links

ODES-9 on-line proceedings

Authority records BETA

Eriksson, MattiasKessler, Christoph

Search in DiVA

By author/editor
Eriksson, MattiasKessler, Christoph
By organisation
Software and SystemsThe Institute of Technology
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
Total: 3 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 87 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf