Integrated Offset Assignment
2011 (English)In: 9th Workshop on Optimizations for DSP and Embedded Systems (ODES-9) / [ed] George Cai, Tom van der Aa, odes-workshop.weebly.com , 2011, 47-54 p.Conference paper (Refereed)
One important part of generating code for DSP processors is to make good use of the address generation unit (AGU). In this paper we divide the code generation into three parts: (1) scheduling, (2) address register assignment, and (3) storage layout. The goal is to nd out if solving these three subproblems as one big integrated problem gives better results compared to when scheduling or address register assignment is solved separately. We present optimal dynamic programming algorithms for both integrated and non-integrated code generation for DSP processors. In our experiments we nd that integrationis benecial when the AGU has 1 or 2 address registers; for the other cases existing heuristics are near optimal. We also nd that integrating address register assignment and storage layout gives slightly better results than integrating scheduling and storage layout. I.e. address register assignment is more important than scheduling.
Place, publisher, year, edition, pages
odes-workshop.weebly.com , 2011. 47-54 p.
Integrated offset assignment, address code optimization, code generation, digital signal processor (DSP), address generation unit, instruction scheduling
IdentifiersURN: urn:nbn:se:liu:diva-93375OAI: oai:DiVA.org:liu-93375DiVA: diva2:624375
9th Workshop on Optimizations for DSP and Embedded Systems (ODES-9), co-located with CGO-2011, Chamonix, France, 2 April 2011
ProjectsOPTIMISTePUMAIntegrated Software Pipelining
FunderSwedish Research CouncilSwedish Foundation for Strategic Research