liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
CRC generation for protocol processing
Linköping University, Department of Electrical Engineering, Electronic Devices. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
Linköping University, Department of Electrical Engineering, Computer Engineering. Linköping University, The Institute of Technology.
2000 (English)In: Proceedings of NORCHIP 2000, 2000, 288-293 p.Conference paper, Published paper (Refereed)
Abstract [en]

In order to provide error detection in communication networks a method called Cyclic Redundancy Check has been used for almost 40 years. This algorithm is widely used in computer networks of today and will continue to be so in the future. The implementation methods has on the other hand been constantly changing.

A comparative study of different implementation strategies for computation of Cyclic Redundancy Checks has been done in this paper. 10 different implementation strategies was examined. A novel architecture suitable for use as an IP in an protocol processor is presented. As conclusion, different implementation techniques have been divided into application areas according to their speed, flexibility and power-consumption.

Place, publisher, year, edition, pages
2000. 288-293 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:liu:diva-100981OAI: oai:DiVA.org:liu-100981DiVA: diva2:664630
Conference
18th NORCHIP Conference, 6-7 November, 2000, Turku, Finland
Available from: 2013-11-15 Created: 2013-11-15 Last updated: 2014-12-19
In thesis
1. A Programmable Network Interface Accelerator
Open this publication in new window or tab >>A Programmable Network Interface Accelerator
2003 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

The bandwidth and number of users in computer networks are rapidly growing today. The need for added functionality in the network nodes is also increasing. The requirements on the processing devices get harder and harder to meet using traditional hardware architectures. Hence, a lot of effort is currently focused on finding new improved hardware architectures.

In the emerging research area of programmable network interfaces, there exist many hardware platform proposals. Most of them aim for router applications but not so many for terminals. This thesis explores a number of different router design alternatives and architectural concepts. The concepts have been examined to see which apply also to terminal designs.

A novel terminal platform solution is proposed in this thesis. The platform is accelerated using a programmable protocol processor. The processor uses a number of different dedicated hardware blocks, that operates in parallel, to accelerate the platform. The hardware blocks have been selected and specified to fulfill the requirements set by a number of common network protocols. To do this, the protocol processing procedure has been investigated and divided into processing tasks. The different tasks have been explored to see which are suitable for hardware acceleration and which should be processed in other parts of the platform.

The dedicated datapath, simplified control, and minimal usage of data buffers makes the proposed processor attractive from a power perspective. Further it accelerates the platform so that high speed operation is enabled.

Place, publisher, year, edition, pages
Linköping: Uniserv, 2003. 63 p.
Series
Linköping Studies in Science and Technology. Thesis, ISSN 0280-7971 ; 998
National Category
Engineering and Technology
Identifiers
urn:nbn:se:liu:diva-33282 (URN)19282 (Local ID)91-7373-580-9 (ISBN)19282 (Archive number)19282 (OAI)
Available from: 2009-10-09 Created: 2009-10-09 Last updated: 2013-11-15

Open Access in DiVA

No full text

Other links

http://www.da.isy.liu.se/pubs/ulfnor/ulfnor-norchip2000.pdf

Authority records BETA

Nordqvist, UlfHenriksson, TomasLiu, Dake

Search in DiVA

By author/editor
Nordqvist, UlfHenriksson, TomasLiu, Dake
By organisation
Electronic DevicesThe Institute of TechnologyComputer Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 189 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf