liu.seSearch for publications in DiVA
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Minimizing Test Time through Test FlowOptimization in 3D-SICs
Linköping University, Department of Computer and Information Science, Software and Systems. Linköping University, The Institute of Technology.
2013 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

3D stacked ICs (3D-SICs) with multiple dies interconnected by through-silicon-vias(TSVs) are considered as a technology driver and proven to have overwhelming advantagesover traditional ICs with a single die in a package in terms of performance, powerconsumption and silicon overhead. However, these “super chips” bring new challengesto the process of IC manufacturing; among which, testing 3D-SICs is the major andmost complex issue to deal with. In traditional ICs, tests can usually be performedat two stages (test instances), namely: a wafer sort and a package test. Whereas for3D-SICs, tests can be performed after each stacking event where a new die is stackedover a partial stack. This expands the set of available test instances. A combination ofselected test instances where a test is performed (active test instance) is known as a testflow. Test time is a major contributor to the total test cost. Test time changes with theselected test flow. Therefore, choosing a cost effective test flow which will minimizesthe test time is absolutely essential.This thesis focuses on finding an optimal test flow which minimizes the test timefor a given 3D-SIC. A mathematical model has been developed to evaluate the test timeof any test flow. Then a heuristic has been proposed for finding a near optimal test flowwhich minimizes the test time. The performance of this approach in terms of computationtime and efficiency has been compared against the minimum test time obtainedby exhaustive search. The heuristic gives good results compared to exhaustive searchwith much lesser computation time.

Place, publisher, year, edition, pages
2013. , 51 p.
Keyword [en]
3D IC, 3D SIC, Testflow
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:liu:diva-102171ISRN: LIU-IDA/LITH-EX-A--13/066--SEOAI: oai:DiVA.org:liu-102171DiVA: diva2:668837
Subject / course
Computer and information science at the Institute of Technology
Presentation
2013-11-26, Donald Knuth, Linköping, 15:15 (English)
Supervisors
Examiners
Available from: 2013-12-02 Created: 2013-12-02 Last updated: 2013-12-02Bibliographically approved

Open Access in DiVA

Minimizing Test Time through Test Flow Optimization in 3D-SICs(2357 kB)166 downloads
File information
File name FULLTEXT01.pdfFile size 2357 kBChecksum SHA-512
567ccd6b8acd414bd7ecabef7f6bd5410c6f59d50b5304386ef24c8348746bec77e76f263fb47bb74c27e7f0e45697bc2659e3567dfa153d0d38b741525eb360
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
DASH, ASSMITRA
By organisation
Software and SystemsThe Institute of Technology
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 166 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 222 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • oxford
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf