liu.seSearch for publications in DiVA
Change search
ReferencesLink to record
Permanent link

Direct link
A Cyclic Analog to Digital Converter for CMOS image sensors
Linköping University, Department of Electrical Engineering, Electronics System. Linköping University, The Institute of Technology.
2014 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

The constant strive for improvement of digital video capturing speeds together with power efficiency increase, has lead to tremendous research activities in the image sensor readout field during the past decade. The improvement of lithography and solid-state technologies provide the possibility of manufacturing higher resolution image sensors. A double resolution size-up, leads to a quadruple readout speed requirement, if the same capturing frame rate is to be maintained. The speed requirements of conventional serial readout techniques follow the same curve and are becoming more challenging to design, thus employing parallelism in the readout schemes appears to be inevitable for relaxing the analog readout circuits and keeping the same capturing speeds. This transfer however imposes additional demands to parallel ADC designs, mainly related to achievable accuracy, area and power.

In this work a 12-bit Cyclic ADC (CADC) aimed for column-parallel readout implementation in CMOS image sensors is presented. The aim of the conducted study is to cover multiple CADC sub-component architectures and provide an analysis onto the latter to a mid-level of depth. A few various Multiplying DAC (MDAC) structures have been re-examined and a preliminary redundant signed-digit CADC design based on a 1.5-bit modified flip-over MDAC has been conducted. Three comparator architectures have been explored and a dynamic interpolative Sub-ADC is presented. Finally, some weak spots degrading the performance of the carried-out design have been analyzed. As an architectural improvement possibility two MDAC capacitor mismatch error reduction techniques have been presented.



Place, publisher, year, edition, pages
2014. , 112 p.
Keyword [en]
CMOS, Image Sensor, ADC, Cyclic ADC, Algorithmic ADC, MDAC, Switched Capacitor, Comparator, OTA, Logic, IC, VLSI, Circuit, System
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:liu:diva-103193ISRN: LiTH-ISY-EX--13/4674--SEOAI: diva2:687644
Subject / course
Electronics Systems
2013-06-12, Nollstället, Linköping University, B:25, Campus Valla, Linköping, 12:00 (English)
Available from: 2014-03-04 Created: 2014-01-14 Last updated: 2014-03-04Bibliographically approved

Open Access in DiVA

MScThesis-LiTH-ISY-EX--13-4674--SE-D_Levski(5815 kB)4224 downloads
File information
File name FULLTEXT01.pdfFile size 5815 kBChecksum SHA-512
Type fulltextMimetype application/pdf

Search in DiVA

By author/editor
Levski Dimitrov, Deyan
By organisation
Electronics SystemThe Institute of Technology
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 4224 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 669 hits
ReferencesLink to record
Permanent link

Direct link